Samsung licenses SafeNet's encryption technology for ASICs, SoC designs
Samsung licenses SafeNet's encryption technology for ASICs, SoC designs
By Semiconductor Business News
September 5, 2001 (8:58 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010905S0017
BALTIMORE, Md.---SafeNet Inc. here announced a licensing agreement with Samsung Semiconductor Inc., which will use the company's embedded encryption cores and technology in integrated circuit designs to serve business communications applications. Samsung Semiconductor's Cubic Solutions Division plans to integrate SafeNet's EmbeddedIP intellectual property in custom ASICs, system-on-chip products, RISC-based ICs and other products, including smart card devices. The U.S. division of the South Korean chip company said it will used the IP cores to target system applications in virtual private networks (VPNs), network infrastructure, broadband security, and wireless devices. SafeNet uses its SecureIP technology to offer security implementations of networks over the Internet and other shared networks for private communications. With the technology, Samsung can offer network device manufacturers "both faster secure data transmission and hardware s ecurity options," said Noel Park, senior vice president of Cubic Solutions. Samsung's Cubic Solutions Division in San Jose is focused on development of large-scale integrated circuits and products for networking, wireless, personal digital assistants (PDA), digital TV, set top box, storage and display applications for the U.S. market. Terms of the licensing pact were not released.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Synopsys 3DIC Compiler Qualified for Samsung Foundry's Multi-Die Integration Flow, Accelerating 2.5D and 3D Designs
- Synopsys and Samsung Foundry Enable 3nm Process Technology for Power- and Performance-Demanding Mobile, HPC and AI Designs
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer