Rambus Comments on Order in Price-Fixing Case
LOS ALTOS, Calif.-- November 23, 2009 -- Rambus Inc. today announced that Judge Richard A. Kramer of the San Francisco Superior Court has issued recommendations that the Rambus antitrust case against certain memory manufacturers and the Tessera Technologies antitrust case against Hynix be coordinated and assigned to the San Francisco Superior Court.
âAt the hearing regarding coordination on November 6, 2009, Judge Kramer made clear that he would recommend coordination so long as it does not delay the commencement of the Rambus antitrust jury trial on January 11, 2010,â said Thomas Lavelle, senior vice president and general counsel of Rambus. âConsistent with those statements, we are preparing to start our trial in January and we look forward to confirmation from Judge Kramer when he returns to court next week.â
The Rambus case before the Honorable Judge Kramer was filed in 2004 alleging defendants Hynix, Micron and Samsung engaged in a concerted and unlawful effort to eliminate competition and stifle innovation in the market for computer memory technology and computer memory chips.
Additional information on this and other cases can be found at www.rambus.com/investor, under the Litigation Update section.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambusâ innovations and solutions enable unprecedented performance in computing, communications, and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as a range of leadership and industry-standard memory solutions. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, and Taiwan. Additional information is available at www.rambus.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Rambus Completes Acquisition of the Verimatrix Silicon IP, Secure Protocols and Provisioning Business
- Verimatrix Completes Sale of its Silicon IP Business Unit to Rambus
- Enflame Technology Selects Rambus HBM2 Memory Subsystem Solution For Next-Generation AI Training Chip
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool