Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
SEOUL, South Korea – September 18, 2025 – QUALITAS SEMICONDUCTOR CO., LTD. (hereinafter referred to as "Qualitas") (KOSDAQ: 432720), a leading provider of high-speed interconnect solutions, has announced today announced that it successfully demonstrated a live UCIe PHY IP demo at AI Infra Summit 2025, held September 9–11 in Santa Clara, California.
The UCIe PHY IP demo showcased a 16-lane configuration operating at 16 Gbps per lane, developed on a 5 nm advanced process node. Qualitas performed off-chip signal validation, confirmed die-to-die signal integrity, and demonstrated real-time RX performance in both Short Reach and Long Reach environments — validating the completeness and reliability of the solution.
The demo attracted significant attention from attendees and generated meaningful leads from key North American customers. Qualitas continues to engage in active discussions with Tier-1 customers in the region and is exploring multiple collaboration opportunities as demand for high-speed interconnect solutions grows in the AI and Data Center markets. The successful live demo further strengthens Qualitas’s position as a trusted technology partner in the North American market.
“Our live demonstration of the UCIe solution represents a major milestone for Qualitas,” said Dr. Duho Kim, CEO of Qualitas. “We were able to showcase our technical leadership and capabilities in Chiplet interconnects directly to customers and partners. We are also preparing to introduce an Advanced Package UCIe solution soon to support a wide range of customer Chiplet architectures.”
Qualitas Semiconductor will next participate in ICCAD 2025 in Chengdu, China, on November 20–21, where it will unveil its PCIe Gen 6.0 PHY IP for the first time. During the exhibition, Qualitas will host live demonstrations of both the PCIe Gen 6.0 PHY IP and its UCIe-S v2.0 solutions at its booth.
About Qualitas Semiconductor
Qualitas Semiconductor is a leading provider of high-speed interconnect technology, a crucial infrastructure for the 4th Industrial Revolution, supporting advancements in AI, automotive, mobile devices, and display applications. Specializing in high-speed interconnect circuit design and ultra-fine semiconductor processes, Qualitas Semiconductor delivers comprehensive high-speed interconnect solutions and ‘In-depth’ technical support.
For more information, visit the Qualitas Semiconductor website: www.q-semi.com
Related Semiconductor IP
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
- UCIe D2D Adapter
- UCIe Die-to-Die Chiplet Controller
- Simulation VIP for UCIE
- UCIe Controller add-on CXL3 Protocol Layer
Related News
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency