PCI-SIG and MIPI Alliance Collaborate to Extend PCI Express Technology to Mobile Devices
Technology organizations cooperate to enable PCIe protocols to operate over MIPI M-PHY, delivering a low-power, high-performance solution to the Mobile industry
BEAVERTON, OR and PISCATAWAY, NJ â September 17, 2012 âPCI-SIG® and MIPI® Alliance today announced a liaison agreement to deliver an adaptation of the PCI Express® (PCIe®) architecture to operate over the MIPI M-PHY® physical layer technology, extending the benefits of the PCIe I/O standard to mobile devices including tablets and smartphones. This collaboration will provide the Mobile industry with a low-power, scalable solution that enables interoperability and a consistent user experience across multiple devices.
âWeâre excited about the opportunities this collaboration creates for the Mobile industry, MIPI Alliance and its members,â said Joel Huloux, MIPI Alliance Chairman of the Board. âBy leveraging our proven M-PHY technology that meets mobile low-power requirements, coupled with the reuse of existing PCIe IP, component and device manufacturers can recoup their investments faster, can drastically reduce the time for product development and validation, and can thus hasten the delivery of innovative solutions to the market.â
A broadly adopted standard, PCIe technology is universally supported in all major operating systems, has a robust device discovery and configuration mechanism, and delivers comprehensive power management capabilities. The EMI-friendly, bandwidth scalable, low-power MIPI M-PHY physical layer enables device manufacturers to leverage the highest performance and most power efficient data transport interface technology available today. The layered architecture of the PCIe I/O technology facilitates the integration of the power-efficient M-PHY with its extensible protocol stack to deliver best-in-class and highly scalable I/O functionality for mobile devices.
âThis collaboration brings together decades of PCIe innovation in PCs with the proven technology of the M-PHY specification that meets the low-power needs of handhelds devices,â said Al Yanes, chairman and president, PCI-SIG. âAs PCs evolve to thin and light platforms and tablets and smartphones take on the role of primary computing devices, consumers demand a seamless, power-efficient user experience. Weâre pleased to work with MIPI Alliance to deliver a technology solution that meets these demands.â
The adaptation of PCIe protocols to operate over the M-PHY is targeted to be released as an ECN to the PCIe 3.0 Base specification and will achieve full integration into the PCIe 4.0 Base specification upon its release. The initial application of this technology is anticipated to be high-performance wireless communications with other applications based on device design requirements. Future implementations are expected in the handheld device market, including smartphones, tablets and other ultra-low power applications. Implementers of this technology must be members of both PCI-SIG and MIPI Alliance in order to leverage member benefits including access to licensing rights and specification evolutions.
About PCI-SIG
PCI-SIG is the consortium that owns and manages PCI specifications as open industry standards. The organization defines industry standard I/O (input/output) specifications consistent with the needs of its members. Currently, PCI-SIG is comprised of more than 750 industry-leading member companies. For more information and a list of the Board of Directors, visit www.pcisig.com.
About MIPI Alliance
MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices. MIPI Specifications establish standards for hardware and software interfaces which drive new technology and enable faster deployment of new features and services. For more information, visit www.mipi.org.
Related Semiconductor IP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- MIPI SWI3S Manager Core IP
- MIPI I3C Target Device
Related News
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- USB, MIPI, Ethernet, DisplayPort, PCIe, DDR, HDMI, ONFi Analog Phy IP Cores silicon proven in UMC 28nm & UMC 40nm Process
- MIPI UFS v3.1 Ctrl., MIPI UniPro v1.8 Ctrl. & MIPI M-PHY v4.1 IP Cores in 12nm & 28nm available for immediate licensing for high performance serial interface applications
- MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026