Altera's 40-nm Stratix IV GX FPGAs Achieve PCI-SIG Compliance for the PCI Express 2.0 Architecture
San Jose, Calif. -- April 1, 2009
-- Altera Corporation (NASDAQ:ALTR) today announced its 40-nm Stratix® IV GX FPGAs are compliant with version 2.0 of the PCI Express® (PCIe®) standard, providing users a comprehensive PCIe solution for high-bandwidth applications. The devices successfully passed the testing procedures of the PCI-SIG® compliance workshop and are now included on the PCI-SIG Integrators List. Stratix IV GX FPGAs achieved compliance for PCIe 1.1 and PCIe 2.0 up to x8 lane configurations for end-point applications. Stratix IV GX FPGAs are shipping today with PCIe 2.0 hard intellectual property (IP) blocks.
Altera's high-performance Stratix IV GX FPGAs feature integrated transceivers with data rates up to 8.5 Gbps along with up to four PCIe hard IP blocks supporting end-point and root-port applications. The device's PCIe IP blocks embed all layers of the PCIe protocol stack, including the physical layer, data-link layer and transaction layer. The IP blocks are PCIe 1.1 and PCIe 2.0 compliant in x1-, x4- and x8-lane configurations.
“Our 40-nm Stratix IV family delivers the highest performance, best-in-class transceivers and a rich set of optimized IP to accelerate time-to-market in high-performance applications,” said Luanne Schirrmeister, senior director of component product marketing at Altera. “Passing PCI-SIG compliance testing enables users to choose Stratix IV GX FPGAs for their PCIe designs without worry. It is yet another successfully executed milestone met by our industry-leading engineering team.”
Stratix IV GX FPGAs support leading-edge high-bandwidth applications by delivering unprecedented system bandwidth with superior signal integrity. Featuring up to 48 low-power transceivers operating between 600 Mbps and 8.5 Gbps, Stratix IV GX FPGAs offer a complete, programmable solution for the growing number of applications and protocols requiring high-speed serial transceivers. In addition to support for PCIe, Stratix IV GX FPGAs support a wide range of protocols including Serial RapidIO®, Gigabit Ethernet, XAUI, CPRI (including 6G CPRI), CEI 6G, GPON, SFI-5.1 and Interlaken.
Pricing and Availability
Stratix IV GX FPGAs are currently available. Contact your Altera® sales representative for pricing. For more information about Altera's Stratix IV GX FPGAs, visit www.altera.com/pr/stratix4. To learn more about the PCIe capabilities featured in Stratix IV FPGAs, visit www.altera.com/products/ip/iup/pci-express/m-alt-pcie8.html.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- PCI Express Gen5 SERDES PHY on Samsung 8LPP
- PCI Express Gen4 SERDES PHY on Samsung 7LPP
- PCI Express Gen4 / Ethernet SERDES on TSMC CLN5
- PCI Express Gen3/Enterprise Class SERDES PHY on Samsung 28LPP
- PCI Express Gen3/4 Enterprise Class SERDES PHY on Samsung 14LPP
Related News
- PLDA Achieves PCI Express 4.0 Compliance for its XpressRICH PCIe Controller IP During the First Official PCI-SIG PCIe 4.0 Compliance Workshop
- PLDA XpressSWITCH IP for PCIe technology first ever switch soft IP to pass PCI-SIG's PCIe 4.0 compliance tests
- Synopsys DesignWare Controller and PHY IP for PCI Express Successfully Pass PCI-SIG 2.0 Compliance Testing
- Altera's 40-nm Arria II GX FPGAs Achieve PCI-SIG Compliance for PCIe Express 2.0 Specification
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing