CAST Simplifies PCI Express FPGA Integration with Application-Level Interface Core
March 25, 2011, Woodcliff Lake, NJ -- Semiconductor intellectual property (IP) provider CAST, Inc. has released an IP core that makes it easier to integrate PCI Express in an FPGA-based system.
The new PCIEXPAIF IP Core provides a high-level interface between popular system buses like AMBA® AXI4 and the PCI Express hard macro blocks available from FPGA vendors Altera and Xilinx. The core includes an extensible DMA and other functions to encode and decode Transaction Layer Packets, relieving the designer from directly managing this lower-level activity and enabling an application-level focus.
The interface core supports the 32- and 64-bit versions of the open source Wishbone Bus and the AMBA® AHB™, AXI™ and AXI4 buses. The Altera version is compatible with Altera Cyclone® IV GX, Arria® II GX, Stratix® IV GX, and Stratix V GX devices. The Xilinx version is compatible with Virtex®-5, Virtex-6 and Spartan®-6 devices. Support for additional buses, vendors, or device families is available on request.
Learn more about the PCIEXPAIF core and see sample implementation results at the CAST website: http://www.cast-inc.com/ip-cores/pci-express/pciexpaif/index.html
About CAST, Inc.
CAST, Inc. is a privately held company that enables quicker, less expensive electronic system on chip (SoC) realization through semiconductor IP products and supporting services. The company features advanced image/video processing and microcontroller IP families, plus the memory controllers, high-speed buses, peripherals, and other functions needed to build complete systems. Many of these are available pre-integrated in the form of Processor and Application Platforms. CAST overall strives to give customers a better IP experience through proven IP products; rapid, effective support; and reduced risk due to 17 years in the IP industry. Learn more at www.cast-inc.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Xilinx ISE Design Suite 12.3 Introduces AMBA 4 AXI4 IP Cores, Enhances PlanAhead Design and Analysis Cockpit, Extends Power Optimization
- Xylon announces new Compact Multilayer Video Controller IP version with the AMBA AXI4 interface and the DVI output
- Digital Blocks Expands the DB9000 TFT LCD Controller IP Core Family with Support for the AMBA AXI4 Interconnect
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost