CAST Simplifies PCI Express FPGA Integration with Application-Level Interface Core
March 25, 2011, Woodcliff Lake, NJ -- Semiconductor intellectual property (IP) provider CAST, Inc. has released an IP core that makes it easier to integrate PCI Express in an FPGA-based system.
The new PCIEXPAIF IP Core provides a high-level interface between popular system buses like AMBA® AXI4 and the PCI Express hard macro blocks available from FPGA vendors Altera and Xilinx. The core includes an extensible DMA and other functions to encode and decode Transaction Layer Packets, relieving the designer from directly managing this lower-level activity and enabling an application-level focus.
The interface core supports the 32- and 64-bit versions of the open source Wishbone Bus and the AMBA® AHB™, AXI™ and AXI4 buses. The Altera version is compatible with Altera Cyclone® IV GX, Arria® II GX, Stratix® IV GX, and Stratix V GX devices. The Xilinx version is compatible with Virtex®-5, Virtex-6 and Spartan®-6 devices. Support for additional buses, vendors, or device families is available on request.
Learn more about the PCIEXPAIF core and see sample implementation results at the CAST website: http://www.cast-inc.com/ip-cores/pci-express/pciexpaif/index.html
About CAST, Inc.
CAST, Inc. is a privately held company that enables quicker, less expensive electronic system on chip (SoC) realization through semiconductor IP products and supporting services. The company features advanced image/video processing and microcontroller IP families, plus the memory controllers, high-speed buses, peripherals, and other functions needed to build complete systems. Many of these are available pre-integrated in the form of Processor and Application Platforms. CAST overall strives to give customers a better IP experience through proven IP products; rapid, effective support; and reduced risk due to 17 years in the IP industry. Learn more at www.cast-inc.com.
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Xilinx ISE Design Suite 12.3 Introduces AMBA 4 AXI4 IP Cores, Enhances PlanAhead Design and Analysis Cockpit, Extends Power Optimization
- Xylon announces new Compact Multilayer Video Controller IP version with the AMBA AXI4 interface and the DVI output
- Digital Blocks Expands the DB9000 TFT LCD Controller IP Core Family with Support for the AMBA AXI4 Interconnect
Latest News
- Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution
- JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards
- SambaNova Abandons Intel Acquisition, Raises Funding Instead
- Tensor and Arm partner to deliver AI-defined compute foundation for world’s first personal robocar
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores