Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
Andover, MA, September 27, 2011 — Paradigm Works, Inc., a world-class leader in ASIC and FPGA development services and software, today announced that it has released its VerificationWorks™UVM Scoreboard verification IP component as UVM 1.x compliant.
Jim Crocker, Paradigm Works VP of Engineering stated, "our UVM Scoreboard is an updated version of our existing OVM and VMM Scoreboards, which have proven successful on multiple client projects. We are proud that we are able to carry our Scoreboard verification methods forward to UVM, make continued improvements, and continue to offer a free, open source version to the verification community."
The UVM Scoreboard provides verification engineers with a prepackaged mechanism to compare expected results with actual results from the device under test. It supports scoreboarding through TLM or procedural interfaces.
The Paradigm Works UVM Scoreboard has been architected for maximum flexibility in a variety of UVM verification environments and includes the following features:
- On the fly multiple stream support
- Both in-order and out-of-order checking
- Creation of complex DUT-specific transfer functions
- Timeout checking
- Hooks for error handling
- Extendable
You may contact Paradigm Works for additional information on our UVM Scoreboard.
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Paradigm Works Releases UVM 1.x VerificationWorks
- ParadigmWorks Releases VerificationWorks for UVM, Enabling Faster Verification Project Rampup
- Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
Latest News
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs