Omnitek Releases Highly Optimised 3D LUT IP for FPGAs
BASINGSTOKE, UK -- April 1, 2019 – Omnitek, a world leader in FPGA IP, today announced immediate availability of a unique 3D LUT for colour space conversions and conversion between nonlinear gamuts. This is a critical function in high-demand applications such as Rec. 709/2020 and SDR/HDR conversions, chroma keying and artistic effects such as sepia, black-and-white or vivid colour.
Implemented as IP for FPGAs or programmable SoCs, the 3D LUT makes very efficient use of the resources on these devices to support real-time processing of up to 4K UHD video at 120fps using Lookup Table (LUT) sizes of up to 65x65x65 and a colour depth of up to 16 bits for both input and output. The scalability of the design easily supports alternative configurations including extension to 8K.
Due to the flexibility of the FPGA, the 3D LUT IP can support a variety of different standards, throughput rates and resolutions to suit different application requirements and budgets. Furthermore, with the wide range of additional functions available from Omnitek such as Image Signal Processing, Warp, Blend and Stitch, the 3D LUT can be integrated into a complete system design on an FPGA with connectivity options including HDMI, SDI and V-by-One®.
Roger Fawcett, CEO at Omnitek, commented “We’ve seen a wide range of customer needs for 3D LUTs and are delighted now to be able to offer solutions not only to suit different technical requirements but also different engagement models. Depending on the customer’s level of expertise and resources, we can provide any level of support with the IP, right up to a full chip design or even a board-level design.”
More information is available at www.omnitek.tv/3d_lut_datasheet .
Related Semiconductor IP
- 3D LUT Intel® FPGA IP
- Video Post Processing IP (cropping, color space conversion (CSC), alpha blending, 3D LUT, and flexible resizing)
Related News
- Movellus Advanced Clocking IP Selected for QuickLogic’s Strategic Radiation Hardened FPGA Program
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
Latest News
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees