Mobiveil to Exhibit at DAC in Avery Design Systems' Booth, Showcasing Portfolio of IP, Platforms, Solutions for Storage, IoT, Networking, Enterprise Markets
Highlights Longstanding Avery/Mobiveil Partnership
MILPITAS, CALIF. –– June 14, 2017
WHO: Mobiveil, Inc., a fast growing supplier of silicon intellectual property (IP), platforms and IP-enabled design services
WHAT: Will showcase its portfolio of IP, platforms and solutions for the storage, IoT, networking and enterprise markets at the Design Automation Conference (DAC) in Avery Design Systems’ Booth #229. Mobiveil Chief Executive Officer Ravi Thummarukudy will be available to discuss its long-standing partnership with Avery that pairs Avery’s verification IP with Mobiveil’s PCI Express, NVM Express, DDR4/3 and LDPC IP.
WHEN: June 19-21 from10 a.m. until 6 p.m.
WHERE: Austin Convention Center in Austin, Texas
About Mobiveil
Mobiveil is a fast‐growing technology company that specializes in the development of Silicon Intellectual Property (SIP), platforms and solutions for the storage, IoT, networking and enterprise markets. It leverages decades of experience in delivering high‐quality, production‐proven, high-speed serial interconnect SIP cores, and custom and standard form factor hardware boards to leading semiconductor companies worldwide. For the PCI Express-based Flash Storage market, Mobiveil developed NVMStor™, a subsystem comprised of GPEX™, the PCI Express Controller, NVM Express Controller (UNEX™), Universal Memory Controller (UMMC™) and a Flash Memory Controller. Mobiveil is headquartered in Milpitas, Calif., with engineering development centers located in Chennai and Bangalore, India, and sales offices and representatives located in U.S., Europe, Israel, Japan, Taiwan and China.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Mobiveil and Avery Design Systems Extend Partnership to Accelerate Design and Verification of NVMe 2.0-Enabled SSD Development
- Mobiveil and Avery Design Systems Partner to Provide SoC Designers a Fully Verified and Compliant PCIe 5.0 IP Solution
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Avery Design Announces CXL 3.0 VIP
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications