Dolphin Integration introduces Orion, the densest ROM
Meylan, France -- November 2nd, 2009 -- Orion is the latest ROM architecture conceived by Dolphin Integration. Benefiting from the “Two in one” Patent for high density, the metal-programmable ROM Orion enables SoC designers to get an impressive decrease of fabrication costs. The Orion architecture is already available for the TSMC 90 nm LP process.
Taking the best of the patented Phoenix ROM architecture optimized for high density and already in mass fabrication, the Orion architecture is enhanced with features giving to it a higher speed. With flexibilities from 4 Mb up to 6 Mb, Orion addresses applications requiring large capacity ROMs such as Bluetooth.
The major advantage of triple-metal programming over the competition for tROMet Orion is its ultra high density: Orion is more than twice denser than traditional ROMs.
The design principles of Dolphin’s ROM bit-cell used within the Orion architecture are so attractive for achieving high-density with speed, whatever the process node and the foundry, that process migrations can be performed on request without any risk on yield.
For more information about the Orion architecture at 90 nm LP process, click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- GF 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- CSMC 0.18um 90% shrunk Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- CSMC 0.13umLP Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- CSMC 0.13um Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler
- Metal programmable ROM compiler - Memory optimized for low power - compiler range up to 1024 k
Related News
- Virage Logic Licenses ASAP Metal Programmable Cell Technology to LSI Logic
- Virtual Silicon Expands Embedded Memory Offering With New SRAMs and Metal ROM
- CSR launches 2 new ROM based products - the next step in the evolution of Bluetooth silicon
- Unicore Microsystems ramps production of its smart card microcontrollers with ROM and EEPROM IP from Aplus Flash Technology
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors