Maxim Selects Methodics as IP Lifecyle Management Platform to Enable Enterprise IP-Centric Design Approach Across Global Design Network
Global leader in analog and mixed-signal chooses Percipient as foundation for increased efficiency and productivity in managing worldwide portfolio of design data and IP
San Francisco, CA - February 6, 2018 – Methodics Inc, the leader in IP lifecycle management, today announced that Maxim Integrated Products, Inc. (NASDAQ: MXIM) has selected its Percipient platform for Maxim’s worldwide chip design operations. Citing the need to support an “IP-centric design methodology” across the enterprise, Maxim’s global team will use Methodics’ Percipient solution in the development of products using their next-generation process technology.
“With each generation of design, the volume of design data and IP generated throughout the organization grows exponentially and the old way of managing that complexity simply doesn’t work anymore. We realized we needed a system that helps us manage the IP we have today and supports best practices for IP re-use moving forward,” said Rick Stawicki, Executive Director, EDA Engineering at Maxim Integrated. “Methodics offered a powerful solution by providing us with a collaborative platform to perform IP re-use more efficiently and in a sustainable, scalable way.”
The Methodics platform provides a way for Maxim’s ever-growing portfolio of design data to be identified, stored, traced and organized. The platform is built on a high-performance database that speeds search, reduces synchronization time, and reduces workspace size significantly. The system’s advanced caching and data distribution capabilities are geared for enterprise requirements, eliminating network latency, reducing workspace creation time, and reducing disk-space consumption.
Hierarchical approach for better efficiency
Maxim looked to Methodics for its ability to manage hierarchical IP. Methodics natively organizes IP, hierarchically yielding a better understanding and traceability of relationships between various elements of the design. By using Methodics’ hierarchical capabilities, Maxim designers can significantly reduce the time to manage common tasks, such as querying the status of a hierarchical IP in a workspace or generating trees to view conflicts. This allows advanced tracking of parent-child relationships ensuring that errors found by one project are visible to all users of that IP across the enterprise.
The Percipient system offers a broader view of design and IP data, including critical information on IP specifications, bug history, versions, and hierarchy – all of which allows them to search and identify the right IP for the task at hand. The system’s ability to set up a taxonomy of keywords and values as search terms dramatically reduces the time and effort in seeing the entire range of available design assets.
“We’re encouraging our teams to take an IP-centric view of what they are doing – designing IP and assembling chips, rather than simply designing chips. We need to lower all barriers to reuse and make it efficient for the designer. Methodics does this, giving us visibility and traceability across our entire IP portfolio and across the entire enterprise. The Methodics’ system natively leads us to do design reuse right,” Stawicki said.
About Methodics
Methodics delivers state-of-the-art IP Lifecycle Management, Design Data Management, and Storage and Workspace optimization and acceleration tools for analog, digital, SoC, and software development design teams. Methodics' customers benefit from the products' ability to enable high-performance collaboration across multi-site and multi-geographic design teams. The company is headquartered in San Francisco, California, and has additional offices and representatives in the U.S., Europe, China, Taiwan, Japan, and Korea. For more information, visit http://www.methodics.com
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Cadence Tensilica HiFi DSPs Now Support Dynamic Speaker Management Software from Maxim Integrated
- Flex Logix Hires Barrie Mullins as Vice President of Product Management
- Logic Fruit Welcomes Vishal Sinha as a People Management Consultant
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers