Panel ponders many-core ICs tripping 'the singularity'
Peter Clarke, EETimes
3/28/2012 12:09 PM EDT
That was the question put to a panel of some of the best minds in multicore processor theory and design assembled on Tuesday (March 27) by analyst Jon Peddie at the Multicore DevCon, part of DESIGN West being held here this week. A small but enthusiastic audience was there to listen.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Synopsys' New PCI Express PHY IP Enables Lower Cost ICs
- Pixelworks Selects MIPS Architecture for Upcoming ICs
- Tower aims to ship ICs made on 130-nm process in 2005
- Sarnoff Introduces Silicon Proven ESD Design Tool Kit For ICs, Matched To Specific Foundry Processes
Latest News
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Caspia Launches New RTL Security Analyzer Enabling Agentic Silicon Security Verification
- Europe’s stealth leading-edge process technology
- Combined CapEx of Top Eight CSPs to Exceed $710 Billion in 2026; Google Leads ASIC Deployment with TPUs
- UMC Announces Key Changes in Executive Leadership