M31 Technology Joins TSMC IP Alliance
TAIWAN, HSINCHU –December 19, 2012 - M31 Technology announced today that it has joined the TSMC IP Alliance. In addition, M31 announced its USB 3.0 PHY (physical layer) IP passed the high and low temperature tests and reliability verification for TSMC’s 40nm process, and completed the TSMC9000 quality assessment. The TSMC9000 library and IP quality management program mandates a set of quality requirements to be met before devices can be listed in TSMC’s IP catalog.
M31 Technology develops proprietary 40nm USB 3.0 PHY IP using core devices and 1.8V I/O devices. The IP supports all super-speed, high-speed, full-speed and low-speed functions for USB3.0/USB2.0, and meets the USB-IF compliance test standard. To promote manufacturing efficiency, mask layers can be reduced as the IP does not require multiple I/O devices.
“Through this collaboration, customers can design in M31’s high performance IP on TSMC’s advanced technology process," said H.P. Lin, Chairman of M31 Technology.
"We welcome M31 to TSMC IP Alliance program," said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division." This useful addition of important standard technologies brings greater choice and flexibility to our customers."
M31 is planning to introduce additional IP solutions in advanced process nodes, including 28nm, in 2013.
Related Semiconductor IP
Related News
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- M31 Partners with Intel IFS Alliance to Present Latest IP Development Achievements
- EnSilica joins TSMC Design Center Alliance
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs