The art of embedding Non-Volatile Memories renewed by Dolphin Integration's Cache
Grenoble, May 20, 2011. Dolphin Integration launches I-Stratus-LP, the first Cache Controller with a unique architecture optimized for Low-Power.
Associated with the company's Low-Power SRAM, this Cache Controller creates an “apparent NVM” with unmatched performances: up to 8 times less consuming and up to 3 times faster when compared to the sole NVM!
In addition, Dolphin’s Cache Controller has been designed for facilitating its usage by SoC integrators: no need to be a specialist of cache! I-Stratus-LP is able to change its parameters on the fly for minimizing the power consumption.
Similar performances can be reached with an external NVM (eg. NOR Flash…).
In order to benefit from a free evaluation or if you want more information, click here or contact logic@dolphin.fr.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/rock
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- GbE (10/100/1000Base-T) PHY IP Core, a robust, low-power, fully featured IP Core along with MAC Controller IP Core is available for immediate licensing
- T2M-IP Announces Silicon-Proven MIPI D-PHY v2.5 Tx and DSI-2 Tx Controller Low-Power, Cost-Effective IP Cores Solutions for Advanced SoCs
- Advanced MIPI DSI Tx & Rx Controller IP Cores: Low-Power, Cost-Effective Solutions for Modern Display SoCs
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs