Lattice Ships 25 Millionth MachXO Programmable Logic Device
Customers Worldwide Embrace Versatile PLD Architecture for a Broad Range of Applications
HILLSBORO, OR --Nov 30, 2009 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that it has shipped over 25 million MachXO(TM) PLDs. Broadly adopted in a wide range of high volume, cost sensitive applications, customers worldwide are using the MachXO PLD family due to its unparalleled ease-of-use, flexibility, system integration and price.
"We use MachXO PLDs in our high volume POS terminals as they deliver superior system integration benefits," said Mr. Qiaoying Tu, technical director of digital equipment at Fujian Newland Computer. "Lattice has done an exceptional job in shipping MachXO PLDs to us on schedule and continues to help drive down our development costs by enabling us to get to market quickly and offer our customers a competitive solution at affordable price points."
The MachXO PLD family's system integration benefits have fueled its increasing adoption in a wide range of low-density applications that require general purpose I/O expansion, interface bridging and power-up management functions. The MachXO PLD family offers customers an "All-in-One-PLD" by providing distributed and embedded memory, built-in PLLs, high performance LVDS I/O, remote field upgrade (TransFR(TM) technology) and a low power sleep mode, all in a single device.
"The overwhelming customer acceptance of MachXO PLDs confirms that we are meeting our customers' expectations for an easy-to-use, cost-effective, flexible and integrated solution that provides a compelling alternative to high risk ASICs and inflexible ASSPs," said Chris Fanning, Lattice Corporate Vice President and General Manager of Low Density and Mixed Signal Solutions. "Since their introduction, MachXO PLD sales have ramped up very quickly in a variety of end markets including communications, consumer, computing, industrial and medical, and the MachXO device continues to be one of Lattice's fastest growing products."
Reference Designs and Easy-to-Use Development Kits
In order to accelerate development time, 28 popular reference designs and the easy-to-use MachXO Mini Development Kit are available for prototyping cost sensitive low-density applications. Using the preloaded mini system-on-chip (mini SoC) design provided with the development kit, designers can now test within minutes I2C, SPI and UART interfaces in addition to the 8-bit LatticeMico8(TM) microcontroller and low power sleep mode functionality. Designers can then build their own designs using the free downloadable reference design source codes, implementing these features in less than an hour.
Targeted for system control applications, the MachXO Control Development Kit enables designers to rapidly prototype typical board control functions such as temperature and current monitoring, power supply sequencing, fault logging, reset distribution and fan control used in system control designs.
Pricing and Availability
All MachXO PLDs are fully production qualified and have been shipping for four years. MachXO PLDs feature a broad range of densities, packages and speed grade options and are available for ordering via the Lattice online store at www.latticesemi.com/store and through authorized Lattice distributors at www.latticesemi.com/sales. MachXO PLDs are available for $1.25 for 256LUTs and $2.00 for 640 LUTs in volumes of 250K units. For more information about the Lattice MachXO PLD family, visit www.latticesemi.com/products/cpldspld/machxo. For more information on the MachXO development kits, visit www.latticesemi.com/machxo-mini and www.latticesemi.com/machxo-control-kit. The free ispLEVER(R) Starter software can be downloaded from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverstarter.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Lattice Announces First Programmable ASSP (pASSP) Interface Bridge for Mobile Image Sensors and Displays
- Menta Delivers Industry's Highest Performing Embedded Programmable Logic IP for SoCs
- Lattice Semiconductor Expands Automotive Product Portfolio With Addition of ECP5 and CrossLink Programmable Devices
- Lattice Semiconductor Expands CrossLink Programmable ASSP (pASSP) IP Solutions
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors