ARM Upgrades Validation Methodology for Processor and System IP with Jasper
ARM broadly deploys Jasper technology and collaborates with Jasper on a program to create formal verification methodology for its customers
Mountain View, CA. May 18, 2011. Jasper Design Automation, the leading provider of verification solutions based on formal technology, today announced that ARM has completed a deployment of Jasper technology and solutions that enhances the validation methodology for ARM® AMBA® protocol-based processor and system IP. The adoption enables design and validation teams at ARM to address a wide range of verification issues such as the absence of deadlocks, cache coherency, x-propagation detection, control register verification, and protocol certification.
“We selected Jasper’s formal verification technology to be deployed across our engineering teams because it addresses the most complex validation issues we face, for example in the coherent subsystem space,” said John Goodenough, Vice President of Design Technology and Automation at ARM. “We see a reduction to our risk because Jasper’s solutions resolve complex functional bugs and problems that were previously intractable, or were discovered late in the IP development cycle. The usability of the tool makes complex use models of formal technology accessible to design teams, this has been key to driving adoption.”
“We are very excited to have this partnership with ARM and to benefit from their technology leadership,” said Kathryn Kranen, Jasper’s President and CEO. “Many of our users turn to ARM for multicore SoCs that require complex bus protocols. We are confident that the tools, VIP, and methodology that have resulted from our partnership with ARM will be of great value as customers develop their verification flows.”
About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www.jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Jasper, AMD Ink Long-Term Formal Verification Deal
- Jasper Design Automation Joins Open Core Protocol International Partnership (OCP-IP)
- Jasper Design Automation Announces Immediate Availability of GamePlan(TM) Verification Planner As A Free Download
- WI-LAN Announces $30 Million Bought Deal Financing
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost