IP-Maker to release NVMe PCIe Gen 3 reference design
For custom design of high performance and low power storage devices
July 12, 2016, Aix en Provence, France -- IP-Maker, the French startup specialized in high performance storage technologies, released its new NVMe Express (NVMe) reference design, using a PCIe Gen3 interface. It is based on the low latency hardware NVMe engine designed by IP-Maker.
"The IP-Maker team is excited to announce the availability of this new reference design" said Mickael Guyard, Marketing Director at IP-Maker. "The combination of the high speed PCIe Gen 3 interface with the low latency and high bandwidth features of our NVMe technology will accelerate cloud and big data applications through high performance storage devices".
The IP-Maker PCIe Gen 3 NVMe reference design is based on the VC709 Xilinx evaluation kit. The NVMe IP is integrated with the advanced Virtex-7 PCIe Gen3 hard IP and a soft DDR3 controller. It uses a x4 lanes configuration. This UNH-IOL NVMe compliant reference design demonstrates the end-to-end low latency NVMe management. This reference design is an ideal starting point to design storage solutions such as flash-based SSD, NVMe HBA, NVRAM SSD, NG-NVM SSD or even custom all flash array.
The IP-Maker PCIe Gen 3 NVMe reference design is available now and will be showcased at the Flash Memory Summit event.
About IP-Maker
IP-Maker is a leader in Intellectual Properties (IP) for high performance storage applications. IP- Maker's NVM Express (NVMe) technology provides a unique hardware accelerated solution that leverages the PCIe SSD performances, including ultra-low latency and high throughput. IP-Maker is a contributor to the NVMe specification. The ASIC and FPGA IP portfolio includes NVMe, Universal NandFlash Controller and ECC IP cores. The combination of the IP-Maker technology and its associate services dramatically cuts time-to-market.
Related Semiconductor IP
- NVMe Gen 5 Controller - Ensures efficient, high-speed data transfer and error-free operation in storage systems
- NVMe Gen5 Controller - Enhances data transfer speeds and reduces latency for storage systems
- Simulation VIP for NVMe
- NVMe Verification IP
- NVMe 2.0 Verification IP
Related News
- IDT Announces World's First PCI Express Gen 3 NVMe NV-DRAM Controller
- Truechip Offering complimentary licenses of PCIe Gen 3 Verification IP
- PLX to Demonstrate World's First PCI Express Gen 3 Switch
- PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale