Intilop announces Collaboration Agreement with Xilinx to provide TCP and UDP Networking Protocol Acceleration IP Cores and Solutions
Milpitas, CA – April 29, 2014 - Intilop Inc., a leading developer and provider of advanced high complexity IPs and system solutions in Network Protocol Processing, Traffic Acceleration, Traffic Management and Network Security, announced a strategic collaboration with Xilinx, All Programmable solutions provider, to provide TCP and UDP Acceleration IP cores and solutions as a Xilinx Alliance Member in its Smarter Networks ecosystem.
The TCP and UDP IP cores are available and optimized for Xilinx’s 7-series FPGAs and Zynq®-7000 All Programmable SoCs. TCP and UDP IP cores optimized for UltraScale devices are under development and scheduled to be available second quarter 2014.
As a pioneer, Intilop was the first company to deliver a series of Full TCP Accelerator Engines on Xilinx devices in 2009. Their sub 80 ns latency TCP and UDP accelerators are considered a ‘Gold Standard’ by the industry experts. The ultra-low latency, ultra-high performance, reliability, maturity of TCP Protocol hardware is well regarded and has been deployed in Networks worldwide over the last 5 years.
The two companies will cooperate in the development of advanced network communication processing systems based around Network Protocol Acceleration technology developed by Intilop.
Customers will be able to use Xilinx All Programmable devices with Intilop’s TCP, UDP EMAC and other IP-Cores for implementing complex systems on FPGAs for network enabled or Ultra-low latency and Ultra-high Bandwidth Networking Systems.
Multiple patent applications on TCP and UDP Acceleration Technology have been accepted by the US Patent Office protecting their Intellectual Property rights.
“Intilop’s TOE engines and low-latency technology are highly regarded in the industry and we are delighted that Intilop has chosen Xilinx as their lead FPGA-based platform," said Chris Hallahan, senior manager, Smarter Networks Ecosystem.
“We are pleased to be a partner in this where our advanced networking technology IPs can be utilized to provide Advanced Networking Systems to Xilinx customers in the Networking industry,” said Kelly Masood, CEO of Intilop.
Intilop’s UDP, TCP Offload engines and other solutions are targeted towards end equipment makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers, Network Security, Cloud Computing, Government Network Systems and University Campus Networking Systems.
About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
About the Xilinx Alliance Program
The Xilinx Alliance Program is a worldwide ecosystem of qualified companies collaborating with Xilinx to further the development of All Programmable technologies. Leveraging open platforms and standards, Xilinx has built this ecosystem to meet customer needs and is committed to its long-term success. Comprised of IP providers, EDA vendors, embedded software providers, system integrators, and hardware suppliers, Alliance members help accelerate design productivity while minimizing risk.
Websites: www.intilop.com www.xilinx.xom
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Intilop delivers their Enhanced 16 Thousand TCP & UDP Session Hardware Accelerator on Altera and Xilinx FPGAs targeted towards all Hyper Performance Networking Systems
- Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
- Another Industry first: Extreme Networking- 1K TCP & UDP Session on intel/Xilinx FPGAs, high availability application performance - 2U Accelerator box with Linux iWARP/RoCE
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing