Intel, rivals gird for IC manufacturing showdown
Peter Clarke, EETimes
9/24/2012 1:00 PM EDT
Research teams are set to present on the FinFET approach--called tri-gate by Intel--on fully-depleted silicon-on-insulator (FDSOI) and on bulk planar processes at around 20 nm and beyond.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- STMicroelectronics Secures Additional Sourcing for its Leading-Edge 28nm and 20nm FD-SOI Technology with GLOBALFOUNDRIES
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
- TSMC Announces Move to 20nm Process
- Toppan Completes 22nm and 20nm Production Photomask Process through Toppan-IBM Joint Development
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026