Intel CEO Pledges Renewed Innovation, Pragmatism
Peter Clarke, Electronics360
November 26, 2013
Brian Krzanich, recently appointed CEO of the world's largest chip company, Intel Corp., has told financial analysts about renewed efforts in mobile markets for 2014 and 2015 even as there is an expectation that the PC market will start to recover. Nonetheless, the company gave a generally disappointing prediction that sales in 2014 would be approximately flat with 2013.
However, as part of a strategy shift at Intel, the company is ready to increase its foundry work to take on customers on a design-by-design basis and is also prepared to use an outside foundry to make its chips.
In opening Intel's annual analyst day at company headquarters in Santa Clara, Calif., on Thurs., Nov. 21, Intel Chairman Andy Bryant admitted that the company had lost its way. "When we began our search for the CEO a year ago ... I was embarrassed that we had lost our way," Bryant reportedly said. He admitted that Intel had failed to sell many chips into smartphones and tablet computers.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- ARM Holdings plc Investor and Analyst Day Presentation (11.5Mb PDF)
- PLDA Announces Second Annual "PLDA Design Day", in Shanghai, China - a Free Design Workshop, 100% Focused on PCIe Design
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- inSilicon Corporation Reports Fourth Quarter and Annual Results
Latest News
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon