Hex Five Security Adds MultiZone Trusted Execution Environment to the SiFive Software Ecosystem
Enabling RISC-V Developers to a Robust Trusted Execution Environment without any changes to hardware or software.
SAN MATEO, Calif. -- Sept. 10, 2018 -- SiFive, the leading provider of commercial RISC-V processor IP, today welcomed Hex Five Security, maker of MultiZone™ Security – the first Trusted Execution Environment (TEE) for RISC-V, to the growing SiFive Software Ecosystem. Through the partnership, SiFive will incorporate MultiZone™ Security into its Freedom SDK for easy adoption by SiFive customers seeking a Trusted Execution Environment.
Hex Five's patent-pending technology provides policy-based hardware-enforced separation for an unlimited number of security zones, with full control over data, code, interrupts and peripherals. MultiZone's™ Configurator takes fully compiled and linked customer code and merges it with Hex Five's nanoKernel to enable rapid adoption without any changes to hardware or customer code basis.
"Hex Five is thrilled to partner with SiFive to bring MultiZone Security to a broader RISC-V community," said Cesare Garlati, Co-founder of Hex-Five. "History shows that the complexity associated with properly implementing security technologies often results in them not being used at all. Our mission is to enable mainstream adoption of security best practices by simplifying their deployment. With the addition of Hex Five's Trusted Execution Environment to the SiFive's Freedom SDK, RISC-V developers can easily build best-in-class security into their applications - greatly reducing time to market and technology risk."
The availability of Hex Five's MultiZone™ Security through the SiFive Software Ecosystem program shortens the time to market and removes common barriers to entry that have traditionally prevented companies from adopting robust security solutions. Companies like SiFive, Hex-Five and other software ecosystem partners provide low- or no-entry fee IP to emerging companies, minimizing the upfront engineering costs needed to bring a custom chip from design to realization.
"Hex Five Security provides a novel approach to build hardware-enforced, software-enabled security previously unavailable to the RISC-V community," said Shafy Eltoukhy, vice president of operations and head of the SiFive Software Ecosystem and DesignShare programs at SiFive. "With MultiZone Security as part of the SiFive Software Ecosystem catalog, RISC-V users now have a robust Trusted Execution Environment available that is fully integrated into SiFive's toolchain."
SiFive's DesignShare and Software Ecosystem programs have grown to include a wide range of IP and software solutions, from complete ASIC solutions and trace technology to embedded memory and layered security environments. For more information on DesignShare and to see the complete list of available technologies, visit https://www.sifive.com/designshare/.
About SiFive
SiFive is the leading provider of market-ready processor core IP based on the RISC-V instruction set architecture. Led by a team of industry veterans and founded by the inventors of RISC-V, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has venture backing from Sutter Hill Ventures, Spark Capital, Osage University Partners, Intel Capital and Chengwei Capital, along with strategic partners Huami, SK Telecom and Western Digital. For more information, visit www.sifive.com.
About Hex Five
Hex Five is the creator of MultiZone™ Security, the first trusted execution environment (TEE) for RISC-V. Hex Five's patent pending technology provides policy-based hardware-enforced separation for an unlimited number of security domains, with full control over data, code, interrupts and peripherals. Contrary to traditional solutions, MultiZone™ Security requires no additional hardware, dedicated cores or clunky programming models. Open source libraries, third party binaries and legacy code can be configured in minutes to achieve unprecedented levels of safety and security. For more information visit www.hex-five.com
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related News
- ProvenRun and SiFive deliver RISC-V-based secure Trusted Execution Environment (TEE)
- Andes Technology Partners with ProvenRun to Strengthen RISC-V Trusted Execution Environment
- MediaTek licences Trustonic Trusted Execution Environment
- Sierraware makes Global Platform compliant Trusted Execution Environment (TEE) available for MIPS-based devices
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications