GUC Joins NVIDIA NVLink Fusion Ecosystem to Drive Seamless XPU Integration
September 3, 2025 -- GUC joined the NVIDIA NVLink Fusion Ecosystem. Our purpose is to help our customers integrate their custom CPUs and GPUs into the NVIDIA MGX rack-scale infrastructure. We support porting customer needed IP to TSMC process nodes and to integrate and validate the IPs in customers' ASICs.
Two use cases:
- Integration of NVLink chiplet to custom XPU packages and corresponding UCIe and protocol IPs into main XPU die, to enable custom XPUs with NVLink interfaces
- Integration of NVLink-C2C into custom CPU to enable communication with NVIDIA GPUs
We also collaborate with a key Fusion Ecosystem partner Synopsys on integration of their IPs into customers' XPUs. NVIDIA built the most energy and latency efficient scale-up infrastructure, validated and in volume production. Our target is to enable seamless integration of our customers' XPUs with NVLink Fusion.
GUC provides full-spectrum ASIC design and manufacturing services, integrating advanced process technologies, packaging solutions, and silicon-proven IP to help customers accelerate product innovation and time-to-market.
🔍 Explore GUC's comprehensive capabilities — from turnkey ASIC solutions and high-performance IP to proven success across real-world applications.
👉 Solutions ｜ 👉 IP Portfolio ｜ 👉 Success Story
📩 Interested in collaboration or technical discussions? We're here to support your next innovation.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related News
- NVIDIA Unveils NVLink Fusion for Industry to Build Semi-Custom AI Infrastructure With NVIDIA Partner Ecosystem
- Alchip Among the First with NVIDIA NVLink Fusion Design Infrastructure
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Centillium Communications Licenses Magma's Blast Fusion Physical Design System
Latest News
- Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-Lock for ASIL-B/D Automotive Applications
- OPENEDGES Technology Expands ISO 26262 ASIL-B Certificationto Network-on-Chip IP
- GUC Joins NVIDIA NVLink Fusion Ecosystem to Drive Seamless XPU Integration
- Silicon Creations Named GlobalFoundries Analog Mixed Signal IP Partner of the Year
- Tenstorrent releases RiescueD, a powerful framework for writing direct tests in RISC-V assembly