New CAST Platforms Enable Graphics Processing and Display IP for the Xilinx Zynq All Programmable SoC
Embedded World Demos Running on Xilinx Zynq-7000 Boards will Exercise the Class-Leading Capabilities of Graphics IP Cores Developed by Think Silicon
Nuremberg, Germany — Embedded World — February 25, 2014 — New reference design systems available from semiconductor intellectual property provider CAST, Inc. combine graphics processing and display IP cores with the Xilinx® Zynq®-7000 AP SoC ZC706 Evaluation Board to facilitate cost-effective embedded IP evaluation or early system development.
The two new board and software packages integrate IP cores that CAST sources from graphics experts Think Silicon:
-
The 2.5D Platform on the Zynq AP SoC includes the Think2.5D Graphics Accelerator and Composition Engine Core and the ThinkLCD-ML Multilayer Display Processor Core for high-performance 2D and pseudo-3D rendering and display composition with multiple resolutions and interfaces.
- The Nema Platform on the Zynq AP SoC includes the Nema Embedded GPU Core for advanced, high-performance graphics rendering and general-purpose computing on a GPU (GPGPU), plus the same multi-layer LCD controller core.
The platforms run Linaro Ubuntu and include drivers for the IP cores. Software development for the Nema is made easy with an LLVM-based compiler front end for C/C+/OpenCL™. OpenGL® ES and OpenVX support are coming later this year.
The new platforms are available now, and will be demonstrated in CAST’s booth at Embedded World (stand 2-659). Visit www.cast-inc.com or call CAST at +1 201.391.8300 for more information.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- Silicon Creations Receives 9th Consecutive TSMC OIP Partner of the Year Award for Mixed Signal IP
Latest News
- KP Labs and Frontgrade Gaisler join forces to advance fault-tolerant computing for next-generation space missions
- CXL Consortium Releases the Compute Express Link 4.0 Specification Increasing Speed and Bandwidth
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications