Globetech Solutions Announces STIL Verifier, Shortest Path between Verification and Test
THESSALONIKI, Greece, Oct 16, 2006--Globetech Solutions, premier provider of standards-based verification and test IP products and EDA solutions, today announced the availability of STIL Verifier™, a product aimed at automating the transition between verification and test.
Based on the IEEE 1450 Standard Test Interface Language (STIL) standard, STIL Verifier can produce or validate complete test programs, allowing engineers to automate tedious and error prone transitions to and from Automated Test Equipment (ATE) environments. STIL Verifier comprises two flows: STIL Simulate™ parses, validates and imports STIL programs into simulation-based verification environments. STIL Capture™ records and exports complete verification scenarios, trivializing functional test program generation and speeding up silicon debug flows.
STIL Verifier interfaces to popular IEEE standard verification languages such as ‘e’ and SystemVerilog, allowing for early incorporation of STIL in the design process and co-verification of STIL with RTL, design netlists and embedded test structures.
“Testability is a key DFM challenge facing the entire semiconductor ecosystem”, said Stylianos Diamantidis, Managing Director and CTO of Globetech Solutions. “STIL Verifier makes working with STIL faster and easier, facilitating collaboration between test and verification experts and contributing directly to reduced time-to-volume.”
Availability
STIL Verifier is currently available for ‘e’ environments. SystemVerilog support will be available later in Q4 2006. Visit http://www.globetechsolutions.com/products/stil for a FREE 30-day evaluation.
About Globetech Solutions
Globetech Solutions is a premier provider of standards-based verification and test intellectual property products and electronic design automation solutions. Globetech addresses key challenges in electronic system level design from specification to volume production and field support. Customers, including some of the world’s largest IDMs, design IP suppliers and systems manufacturers, use Globetech’s products and services to increase quality, control predictability, and improve productivity. For further information, please visit www.globetechsolutions.com.
Based on the IEEE 1450 Standard Test Interface Language (STIL) standard, STIL Verifier can produce or validate complete test programs, allowing engineers to automate tedious and error prone transitions to and from Automated Test Equipment (ATE) environments. STIL Verifier comprises two flows: STIL Simulate™ parses, validates and imports STIL programs into simulation-based verification environments. STIL Capture™ records and exports complete verification scenarios, trivializing functional test program generation and speeding up silicon debug flows.
STIL Verifier interfaces to popular IEEE standard verification languages such as ‘e’ and SystemVerilog, allowing for early incorporation of STIL in the design process and co-verification of STIL with RTL, design netlists and embedded test structures.
“Testability is a key DFM challenge facing the entire semiconductor ecosystem”, said Stylianos Diamantidis, Managing Director and CTO of Globetech Solutions. “STIL Verifier makes working with STIL faster and easier, facilitating collaboration between test and verification experts and contributing directly to reduced time-to-volume.”
Availability
STIL Verifier is currently available for ‘e’ environments. SystemVerilog support will be available later in Q4 2006. Visit http://www.globetechsolutions.com/products/stil for a FREE 30-day evaluation.
About Globetech Solutions
Globetech Solutions is a premier provider of standards-based verification and test intellectual property products and electronic design automation solutions. Globetech addresses key challenges in electronic system level design from specification to volume production and field support. Customers, including some of the world’s largest IDMs, design IP suppliers and systems manufacturers, use Globetech’s products and services to increase quality, control predictability, and improve productivity. For further information, please visit www.globetechsolutions.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Cadence Perspec System Verifier Supports New Accellera Portable Test and Stimulus Specification 1.0
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- Breker Donates Advanced Test Suite Components to RISC-V International for Use in Future Compliance Activities
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost