FDSOI Gains Design Wins Amid Fab Partner Mystery
Peter Clarke, Electronics360
28 January 2014
European chip company STMicroelectronics NV is gaining design wins for its 28nm fully depleted silicon-on-insulator (FDSOI) manufacturing process but is being coy about who will be its initial partner for high volume manufacturing. The date for the start of second-source volume manufacturing of FDSOI chips also appears to have slipped.
Jean-Marc Chery, executive vice president and general manager of embedded processing solutions at ST, told Electronics 360 that the number of FDSOI IC designs in development has risen to 15. That number stood at three about eight months ago. But he also declined to discuss progress at Globalfoundries in bringing up high volume manufacturing capacity of FDSOI chips.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Silicon Image Reference Design Partnership with MediaTek Gains Additional MHL Smartphone Design Wins
- GF Grabs AI Wins with FD-SOI
- Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
Latest News
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows