Faraday Increases Performance of Its Largest SoC by Utilizing Cadence Digital Implementation and Verification Solutions
SAN JOSE, CA -- Nov 18, 2013 -- Cadence Design Systems, Inc., a leader in global electronic design automation, today announced that Faraday Technology Corp., based in Hsinchu, Taiwan, deployed a full Cadence(R) tool flow to create its largest System-on-Chip (SoC), a 300-million-gate design for a 4G base station. By using Cadence Encounter(R) digital design tools in Faraday's hierarchical flow, the design team completed this complex SoC, from data-in to tapeout, in just seven months.
Faraday successfully reduced the time for each prototyping run of this SoC design from two weeks to 3-5 days by leveraging the Encounter Digital Implementation (EDI) System, including GigaOpt multithreaded optimization and advanced analysis, Encounter Conformal(R) Equivalence Checker (EC) for hierarchical EC compare methodology, and integrated signoff tools for RC extraction and timing analysis.
Additional Cadence products used include Incisive(R) Enterprise Simulator, Verification Intellectual Property (VIP), Encounter Power System, Allegro(R) Package Designer and Allegro Sigrity(TM) signal and power integrity solutions.
"This SoC was the biggest project we've undertaken, and is the most complex one ever in Taiwan, so we compiled the best tool set we could to ensure success -- in performance, quality and in time to market," said Jason Hung, RD vice president of Faraday. "Cadence's wide array of digital implementation and verification products plus the level of support we received helped us achieve all our goals."
For more information about this project, click here. Faraday plans to discuss this project at Embedded Technology 2013 Conference and Exhibition in Yokohama, Japan, Nov. 20-22.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Cadence First Encounter Adopted by Silicon Integrated Systems (SiS) For High Performance Graphics Chip Designs
- Faraday adopts Cadence Encounter Platform for Structured ASIC design
- NEC Electronics and Cadence Announce Encounter Platform to Support NEC Electronics' ISSP Structured ASIC Platform
- Artisan Library Support for Cadence Encounter Signal Integrity Solutions Now Available for Download
Latest News
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon