Evatronix to Discuss Multi-configuration Challenges in IP Design at the D&R IP-SoC Day in Tel-Aviv
Provider of highly configurable IPs shares its experience on different IP customization techniques, from parameter-based to software-generated IP
Bielsko-Biala/Poland, March 30th, 2011 - Evatronix SA, the leading provider of configurable IP cores for 8051, USB and NAND Flash controllers, announced today the presentation on multi-configuration challenges in IP design and delivery that will be held on April 6th during the Design&Reuse IP-SoC Day event in Tel-Aviv, Israel. The speech will discuss various methodologies for the IP configurability, such as the parameter based approach, in-code proprietary pragmas configuration and fully software generated synthesizable RTL codes. Evatronix will explain advantages and drawbacks of the presented methods from both developer and user perspectives.
“IP configurability is the key factor when it comes to meeting application requirements, building competitive advantage and accelerating time-to-market – all three being essential parts of design success,” said Michal Jedrak, Technical Marketing Manager at Evatronix. “By offering different techniques for IP configuration, we facilitate this crucial part of the SoC design as much as possible.”
An Evatronix representative will be available for discussion at the D&R IP SoC Day and also during the Tech Design Forum that will take place in Ceasarea, Israel, 5 days later on April 11th. Please contact us directly to set up a meeting at your premises around this timeframe.
ABOUT EVATRONIX
Evatronix SA, founded in 1991, develops electronic virtual components (IP cores) with complementary software and supporting development environments. The company also provides electronic design services. Evatronix is a renowned provider of 8051 microcontrollers, SuperSpeed USB 3.0 and USB 2.0 controllers and memory controllers including ONFi compatible NAND Flash and SD/SDIO/eMMC compatible host controllers. Evatronix is headquartered in Bielsko-Biala, Poland, and employs over 75 engineers.
For more information please visit the company’s web site at www.evatronix.com/ip
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Arasan Chip Systems to present a keynote at Design & Reuse's IP-SoC Day World Tour in Tel-Aviv
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
- Arasan Chip Systems to deliver a keynote at Design & Reuse's IP-SoC Day seminar in Santa Clara
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
Latest News
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory
- Siemens collaborates with TSMC to advance AI for semiconductor design
- Crypto Quantique Unveils Latest Lightweight Cryptographic Primitives for Securing the Edge
- GUC Announces 3nm 12 Gbps HBM4 PHY and Controller
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core