EVE's New ZeBu-Server Offers Fast Compile Time
ZeBu-Serve Software Compiles 200-Million Gate Design in Less Than 10 Hours, One-Billion Gate Design in Less Than 12 Hours
SAN JOSE, CALIF. -- September 15, 2009 -- EVE, the leader in hardware/software co-verification, today said that its new emulation system ZeBu-Server offers fast compile times that range from five-to 30-million gates per hour on PC farms, depending on the design's complexity.
In a recent benchmark, ZeBu-Server software compiled a 200-million gate design in less than 10 hours, and a one-billion gate design in less than 12 hours.
With its fully parallel synthesis, partitioning and place and route features, ZeBu-Server can accelerate first-time compilation, while an incremental compilation capability speeds design changes. The compiler includes a multicore acceleration capability to break the linearity of the compile time on large designs and can increase compilation speed to a maximum of 100-million gates per hour on designs with hundreds of million gates.
ZeBu-Server offers automated, fast and incremental compilation from SystemVerilog, Verilog and VHDL register transfer level (RTL) code. As an interactive hardware/software debugging tool, it includes complete RTL signal waveform dumping and support for SystemVerilog Assertions.
Priced from $150,000, it is suitable for all system-on-chip (SoC) verification needs across the entire development cycle, from hardware verification, hardware/software integration to embedded software validation.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installation at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, System Verilog and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are located in San Jose, Calif.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Synopsys Unveils Industry's First Unified Emulation and Prototyping System Addressing Verification Requirements Across the Chip Development Cycle
- Synopsys Introduces the Industry's First Emulation System with Unmatched Capacity to Enable Electronics Digital Twins of Advanced SoCs
- Emulation verifies multiple network interfaces
- Quickturn Emulation System Selected by ARM to Verify New RISC Processor Core
Latest News
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem