Avery Design Systems Announces eMMC and SD Verification IP Solutions
ANDOVER, Mass., May 22, 2013 -- Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of its eMMC and SD verification IPs. The addition of eMMC and SD/SDIO extends Avery's portfolio of storage-related VIP which also includes Universal Flash Storage (UFS), SCSI Express (SOP/PQI), NVM Express, USB Attached SCSI (UASP), and SATA.
eMMC-Xactor supports eMMC 4.5.1 and draft 5.0 standards work by JEDEC targeting high performance embedded flash memory systems. SD-Xactor supports SD/SDIO 4.0 for high performance memory cards, systems, and IO peripherals.
eMMC-Xactor and SD-Xactor are complete verification solutions enabling design and verification engineers to quickly and extensively test the functionality of memory systems. The VIPs include:
- Host and Device BFMs
- Producer-consumer scoreboard
- Compliance testsuite
- Comprehensive protocol checks
- Protocol analyzer tracker
- Functional coverage model
Models and compliance testsuites are developed in SystemVerilog and support UVM, OVM, and VMM environments.
"Avery is focused on delivering industry leading VIP for the accelerating mobile memory revolution", says Chilai Huang, president of Avery Design Systems. "Our solution enables designers to thoroughly verify their designs functionally adhere to the latest standards and effectively pinpoint areas of non-compliance or performance bottlenecks."
Visit us at the Design Automation Conference (DAC) June 3-7 in booth #1835 and come see our Designer Track presentation, "5.4 - Automated Method Eliminates X Bugs in RTL and Gates", on Tuesday, June 4, 2013 from 4:00 PM - 6:00 PM at Location 18C.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, NVM Express, SCSI Express, eMMC, and SD/SDIO standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
Related News
- Arasan Chip Systems Announces Innovative SD 3.0 / eMMC 4.4 Card Controller IP
- Arasan Chip Systems Announces the Industry's First SD 4.1 and eMMC 5.0 Combined Host Controller
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2018 Flash Memory Summit
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2019 Flash Memory Summit
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost