Dolphin Integration announces a benchmarking solution for fair comparison of the in-SoC performances of embedded memories
With the objective to avoid any illusion about density, Dolphin Integration proposes a virtual component of IP, named LOGOS, as an alternative to the traditional memory evaluation process based on compiler outputs.
Basing the area assessment for memory instances on compiler outputs can only result in a biased density, as it does not take into account the in-SoC insertion overhead.
The unpleasant gap between the memory area generated by a compiler and the actual in-SoC area is comprised of several parts: abutment discrepancies, routing constraints, power supply mesh, possibly power rings, and flexibility of insertion with the appropriate number of metal layers, to name only the major ones.
LOGOS is an innovative “standard” enabling a fast and thorough comparison of the in-SoC area of memories. It involves 8 memory instances with a variable overall capacity to address various SoC Placement methods.
With LOGOS, the user can assess for instance the in-SoC memory area, the abutment and the routability on the top metal of the memory. Consequently, the LOGOS standard strengthens and speeds-up the identification process for the best library, while ensuring an accurate evaluation of silicon costs.
Memory users interested in the innovative LOGOS standard can gain access to Dolphin Integration website for this objective and fast benchmarking process of their current memory versus Dolphin Integration memory:
http://www.dolphin.fr/flip/ragtime/benchmark/ragtime_logos.php
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Dolphin Integration releases the evaluation kit for benchmarking at once Libraries and Memories
- Renesas Extends Leading RISC-V Embedded Processing Portfolio with New Motor Control ASSP Solution
- Attopsemi OTP IP embedded in Fingerprints™ biometric solution to facilitate biometric technology
- IAR Enables Robust End-to-End Embedded Security Solution with the Launch of IAR Embedded Trust
Latest News
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications