Electronics enters era of 'systemic risk'
Rick Merritt, EETimes
8/30/2011 7:36 PM EDT
"We're not just dealing with silicon scaling complexity but with a kind of systemic complexity where being best-in-class in one area is not sufficient to avoid risk and risks are going up," said Aart de Geus, chief executive of Synopsys in a panel at the annual GlobalFoundries conference here.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
- Codesign tools aren't ready yet for SoC era
- Embedded designs flood Microprocessor Forum for 'post-PC' era
- ATE vendors cozy up to on-chip test for SoC era
Latest News
- JEDEC® Announces Updates to Universal Flash Storage (UFS) and Memory Interface Standards
- SambaNova Abandons Intel Acquisition, Raises Funding Instead
- Tensor and Arm partner to deliver AI-defined compute foundation for world’s first personal robocar
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology