Electronics enters era of 'systemic risk'
Rick Merritt, EETimes
8/30/2011 7:36 PM EDT
"We're not just dealing with silicon scaling complexity but with a kind of systemic complexity where being best-in-class in one area is not sufficient to avoid risk and risks are going up," said Aart de Geus, chief executive of Synopsys in a panel at the annual GlobalFoundries conference here.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Samsung Electronics Unveils Foundry Vision in the AI Era at Samsung Foundry Forum 2023
- Codesign tools aren't ready yet for SoC era
- Embedded designs flood Microprocessor Forum for 'post-PC' era
- ATE vendors cozy up to on-chip test for SoC era
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs