iSine Inc. Releases Extreme ECC(tm) for NAND Flash SOC's optimized for ASIC and Xilinx FPGA implementation
Boston, MA -- March 2, 2010 - iSine Inc. (www.isine.com) has announced the full release of its Extreme ECC technology that meets the needs of the most demanding error correction environments. Extreme ECC solutions are generated from parameterized mathematical algorithms to ensure correct operation. The Extreme ECC technology supports traditional SLC and MLC NAND Flash requirements, in addition to Standard ONFI 2.1 and Toggle Mode NAND Flash interface demands. According to Tom Holman, ECC architect, âBy generating the ECC circuits (and tests) from the mathematical formula we eliminate the errors commonly caused by writing such complex code by hand.â
iSine's unique parameterized method of generating BCH ECC RTL directly from the mathematical equations eliminates risk and months of design effort typically required in custom ECC solutions. You specify the parameters for your application and the iSine Extreme ECC compiler generates the RTL directly from that input.
Extreme ECC has been proven in applications from a 4-bit error correction over a 540-byte code word running at 270 MHz with highly optimized LUT count in Xilinx Virtex V technology to 24-bit correction over 1071-byte Code Word in ASIC and FPGA implementations. We apply rigorous validation and verification methodology to our designs. Months of continuous testing has been completed on our core mathematical algorithm.
iSines Extreme ECC technology is available as Verilog RTL. The RTL is custom compiled based on your parametric inputs for ASIC or FPGA designs. Fixed configurations as well as programmable solutions are available depending on your needs. Extreme ECC is a pipelined architecture with performance metrics optimized to your applications demands.
About iSine Inc.
iSine Inc. is an ASIC design services company addressing design needs from mixed signal IP blocks and front end design through back-end processing and production-silicon management for your custom SOC design needs. Other IP technologies include AES, Flash Controllers, DRAM controllers and our unique Accel(tm) dynamic power management technology. For additional information on our Extreme ECC technology and other products and services please see our web sit at www.isine.com . Contact Bob Gross at (631) 913-4400 x113, robert.gross@isine.com
Related Semiconductor IP
- ECC Secure Accelerator - Compact and Secure ECC IP Core for Resource-Constrained Devices
- ECC Secure Accelerator - High-performance ECC IP with advanced physical security
- NIST P-256/P-384 ECDH+ECDSA - Compact ECC IP Cores supporting ECDH and ECDSA on NIST P-256/P-384
- BCH ECC Core IP
- Attack resistant ECC hardware acceleration core
Related News
- Denali Announces World's Fastest ECC Solution for NAND Flash Systems
- Cyclic Design Announces Enhanced BCH ECC Portfolio: G14X IP Supports 64-bit Error Correction for NAND Flash Applications
- Arasan Chip Systems Announces ONFI 3.0 NV-DDR2 PHY and Patent Pending Dynamically Configurable ECC technology for NAND Flash Controller
- Phison Licenses Tensilica's Dataplane Processor (DPU) for NAND Flash Memory Controllers and SSD Applications
Latest News
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool