Vendor: Secantec, Inc. Category: Channel Coding

BCH Error Correcting Code ECC

BCH code statistics for different `$mm` `$tt` Zero latency, low gate count, low power, asynchronous BCH Code based Error Correcti…

Contact Provider Request Datasheet

Overview

BCH code statistics for different `$mm` `$tt`



Zero latency, low gate count, low power, asynchronous BCH Code based Error Correction FEC:

The whole operation of encoding and decoding is asynchronous and is pure combinatorial gates without use of any synchronous logic, making it zero latency RTL.

Symbol Size is 1 bit and variables are ‘m’ bits wide for Galois Field operations.

Key features

  • Asynchronous operation
  • No clocks required.
  • No storage like memories SRAMS/ROMS/FilipFlops used
  • No iterative Feedback in the pipeline
  • All operation is performed in 0 clock cycles.
  • RTL code is generated with parameters of
    • “m” the degree of primitive polynomial
    • “t_max” maximum value of error symbols that can be corrected.
    • corrects up to maximum number of erasure positions
    • number of symbols by which the code is shortened.
  • The number of error symbols (“t”) is programmable upto “t_max” .
  • Separate encoders are for every “t” .
  • Decoder shared for various values of “t” upto “t_max”
  • Lint clean code, verified for various values of “m”, “t_max”, “t” and shortened code.
  • Size of code differs for various values of “m”, “t_max” and number of symbols by which the code is shortened.

Block Diagram

BCH Error Correcting Code ECC block diagram

Applications

  • RAID
  • Error Correction
  • DPU for DataCenters

Specifications

Identity

Part Number
BCH Error Correcting Code ECC
Vendor
Secantec, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Secantec, Inc.
HQ: USA
Contact Secantec, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is BCH Error Correcting Code ECC?

BCH Error Correcting Code ECC is a Channel Coding IP core from Secantec, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP