Conexant chairman: Fabless IC designers face rising design costs
by LR Huang, Shanghai; Adam Hwang, DigiTimes.com
The biggest challenge fabless IC design houses face in the future will be the increasing cost of IC design, indicated Conexant Systems chairman and Fabless Semiconductor Association (FSA) vice chairman Dwight Decker, at the IC Industry Development Forum held on April 22 in Shanghai, China.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Analysis: Fabless to benefit as foundries face tough Q1
- Fabless firms outpace IDMs in costs, gross margins
- ICC Offers Java-Optimized ARM Processor-Based Platform To Fabless Consumer Electronics Designers
- Certicom Launches New Product for Fabless Semiconductor Designers to Prevent Gray Market Chip Theft
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale