Conexant chairman: Fabless IC designers face rising design costs
by LR Huang, Shanghai; Adam Hwang, DigiTimes.com
The biggest challenge fabless IC design houses face in the future will be the increasing cost of IC design, indicated Conexant Systems chairman and Fabless Semiconductor Association (FSA) vice chairman Dwight Decker, at the IC Industry Development Forum held on April 22 in Shanghai, China.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
Related News
- Fabless firms outpace IDMs in costs, gross margins
- ICC Offers Java-Optimized ARM Processor-Based Platform To Fabless Consumer Electronics Designers
- Certicom Launches New Product for Fabless Semiconductor Designers to Prevent Gray Market Chip Theft
- Broadcom sees rising 20 nm costs amid handset push
Latest News
- OpenTitan Ships in Chromebooks: First Production Deployment
- Breker Verification Systems Adds RISC‑V Industry Expert Larry Lapides to its Advisory Board
- Weebit Nano’s ReRAM Selected for Korean National Compute-in-Memory Program
- Marvell Extends ZR/ZR+ Leadership with Industry-first 1.6T ZR/ZR+ Pluggable and 2nm Coherent DSPs for Secure AI Scale-across Interconnects
- BrainChip Announces Neuromorphyx as Strategic Customer and Go-to-Market Partner for AKD1500 Neuromorphic Processor