Cadence Completes Acquisition of Forte Design Systems
SAN JOSE, CA., 18 Feb 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has completed the acquisition of Forte Design Systems, a provider of SystemC-based high-level synthesis (HLS) and arithmetic IP.
The completion of this transaction enhances Cadence’s HLS offering and will enable Cadence to further drive a SystemC standard flow for design and multi-language verification. Growth in this sector is fueled by design teams migrating from hand-coded RTL design to SystemC-based design and verification to address increasing IP complexity and the need for rapid retargeting of IP to derivative architectures.
The Forte team, including its full executive team, will join the System & Verification Group led by senior vice president Charlie Huang.
About Cadence
Cadence (NASDAQ: CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
Related News
- Cadence Completes Acquisition of Intrinsix
- Cadence Completes Acquisition of BETA CAE
- Cadence Completes Acquisition of Arm Artisan Foundation IP Business
- Cadence Completes Acquisition of Secure-IC
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory