Cadence Digital Full Flow Achieves Certification for GlobalFoundries 12LP/12LP+ Process Platforms
May 19, 2022 -- SAN JOSE, Calif.— Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® digital full flow achieved certification for the GlobalFoundries (GF) 12LP/12LP+ process platforms to advance the design of aerospace, hyperscale computing, AI, mobile and consumer applications. The certification confirms that the Cadence digital full flow has met all of GF’s accuracy, integration and quality of results (QoR) criteria specified for the 12LP/12LP+ process platforms, enabling mutual customers to reach power, performance, and area (PPA) goals faster and to deliver new products to market with shorter design cycles.
The Cadence tools were optimized for the GF 12LP/12LP+ process platforms and certified using an industry-standard high-efficiency processor core. The certified tools include the Innovus™ Implementation System, Genus™ Synthesis Solution, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Quantus™ Extraction Solution, Litho Physical Analyzer (LPA) and Pegasus™ Verification System. For more information on the Cadence digital full flow tools for advanced-node design, please visit www.cadence.com/go/dffcertgf12lp.
The digital full flow provides additional benefits to GF 12LP/12LP+ users through the Cadence iSpatial technology, which allows a seamless transition from Genus physical synthesis to Innovus implementation using a common user interface and database. The flow also provides unified implementation, timing- and IR-signoff engines, offering enhanced signoff convergence by concurrently closing the design for all physical, timing and reliability targets.
“The Cadence digital full flow certification on our 12LP/12LP+ process platforms validates the accuracy of the implementation and signoff methodology,” said Richard Trihy, vice president of design enablement at GF. “Through our collaboration, we’re providing our customers with a trusted solution to speed up the implementation process, which is particularly critical for those creating emerging aerospace, hyperscale computing and AI applications and experiencing great pressure to deliver new products to market quickly.”
“Through the integration and innovation offered by our digital full flow, customers using GF’s 12LP/12LP+ process platforms can confidently converge on their PPA targets faster,” said Kam Kittrell, senior group director, product management, in the Digital & Signoff Group at Cadence. “The thorough correlation checks performed by GF on the Cadence digital full flow gives users an added level of assurance that they can implement high-performance designs quickly in order to remain competitive in their respective markets.”
The Cadence digital full flow provides better predictability and a faster path to design closure and supports Cadence’s Intelligent System Design™ strategy, which enables SoC design excellence.
About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Cadence Digital Full Flow Achieves Certification for Samsung Foundry 5LPE Process Technology
- Synopsys Full EDA Flow First to Achieve Samsung Foundry 4LPP Process Certification
- Cadence Digital and Custom/Analog Design Flows Achieve the Latest TSMC N2 Certification
- NSITEXE Accelerates Delivery of Data Flow Processor IP for Automotive and Industrial Applications Using the Cadence Digital Design Full Flow
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications