Austrian Research Centers GmbH and Gaisler Research AB signs license agreement for LEON3 and the GRLIB IP library
– Gaisler Research AB announced that a license agreement has been signed for the use of the LEON3 processor and the GRLIB IP library with Austrian Research Centers (ARC) GmbH. The LEON3 and the GRLIB IP library will be used in a new vision sensor for surveillance and automation applications
"We're delighted that Austrian Research Centers, after evaluation against competing processor solutions, selected the LEON3 and GRLIB for its next generation SoC design," said Per Danielsson, president & CEO of Gaisler Research. "With the LEON3 and GRLIB technology, the “smart systems” research team of ARC will benefit from increased performance and lower development costs.”
The LEON3 with the GRLIB IP-library is ideally suited for SoC designs and implements plug and play capabilities, minimizing the engineering effort during the design phase.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs. Please visit www.gaisler.com for more information
About Austrian Research Centers
With more than 800 highly qualified staff members, Austrian Research Centers is the largest applied research facility in Austria. The smart systems team is dedicated to innovations of smart real time systems such as global solutions for systems with IT-based intelligence. Central core competence of the team is dependable real time signal processing in embedded systems (hardware, software and system design) as well as "on chip". Please visit www.smart-systems.at for more information.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Gaisler Research AB launches the LEON3 processor as a standard component using the space qualified and radiation tolerant Actel RTAX2000S FPGA
- Aeroflex Colorado Springs Announces an Agreement with Gaisler Research AB to License their GRLIB IP Library
- EONIC BV and Gaisler Research AB signs license agreement for LEON3 multiprocessor
- Radionor Communications AS and Gaisler Research AB signs license agreement for LEON3
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations