Atomic Rules launches TimeServo System Timer IP Core for FPGA
Sub-Nanosecond Resolution, Sub-Microsecond Accurate, FPGA System Timer Component
AUBURN, NH –September 1, 2017 -- Atomic Rules, a reconfigurable computing IP firm, is pleased to announce the launch of TimeServo, a Sub-Nanosecond Resolution, Sub-Microsecond Accurate, FPGA System Timer Component.
Atomic Rules TimeServo is a RTL IP core that serves the function of an FPGA’s System Timer or Clock. Although specifically designed to support the needs of line-rate independent packet timestamping, TimeServo may find use
where there is the need for a high-resolution, modest-accuracy timebase. TimeServo’s PI-DPLL allows a local TCXO to be disciplined by an external 1 PPS signal to achieve excellent syntonicity.
In conjunction with timestamp-capable MACs (not included) and host-control software (as-is examples provided),
TimeServo is a vital and central component of an IEEE-1588/PTP system.
AtomicRules TimeServo
TimeServo IP Core Pricing and Availability
The Atomic Rules TimeServo IP core for FPGA is available for purchase. TimeServo includes “As is” software control utility to set/get common settings as well as observe behavior and example design using Atomic Rules Arkville (Arkville NOT Included) showing application with IEEE-1588 Precision Time Protocol (PTP). Contact us for pricing information.
About Atomic Rules
Atomic Rules is an electrical engineering consultancy providing its clients with effective solutions to problems involving interconnection networks and reconfigurable computing. Their practice employs scalable, rule-based methods to tackle complex concurrency among heterogeneous processors. Atomic Rules understands the limitations of composing complex processor interactions using conventional RTL methods. To address this challenge, they use tools and techniques inspired by functional programming. Beyond RTLs, they specialize in creating source codes written in Bluespec SystemVerilog, a vehicle for code correctness, portability and reuse. Atomic Rules provides its clients with expert SoC/FPGA competencies that build upon RTL/ESL design and verification techniques – not reinvent them. For more information, visit www.atomicrules.com.
Related Semiconductor IP
- Watchdog Timer
- Dolphin Watchdog Timer
- Dolphin Triple Timer controller
- TON timer, provides COT switching time based on Vin and Vout
- Real-Time-Clock with calendar, timer and alarm functions.
Related News
- Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP Core with Time-Interleaved Pipeline Architecture Now Available for Whitebox Licensing with No Royalty Fees
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
- 16-Bit, 5MSPS SAR ADC IP Core Silicon-Proven: Delivers Superior Dynamic Performance with Flexible Resolution Modes for Next-Generation Applications
- CAST Ships I2C/SPI Controller IP Core for Easier Serial Communication
Latest News
- Andes Technology Collaborates with Lauterbach to Deliver RISC-V Trace Solution
- Siliconally Releases SinglePHY 100BASE-T1 22FDX, an Automotive Ethernet PHY IP
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
- sureCore now licensing its CryoMem range of IP for Quantum Computing
- GlobalFoundries and IDEMIA Secure Transactions to Enable Next-Generation Smart Card IC on GF 28ESF3 Platform