Atmel PowerPC Based Multi-Chip Packages with Backside L2-Cache
GRENOBLE, France - February 3, 2003 . . . Atmel® Corporation (Nasdaq: ATML) today announced the availability of two PowerPC microprocessor-based Multi-Chip Modules (MCM's) designed to fit in high performance, high-reliability, space sensitive applications. These products provide the user significant space savings in addition to increased performance.
The PC755M8 features a PowerPC 755B microprocessor along with 1 MByte of backside level-two (L2)-cache memory. The PC7410M16 features a PowerPC 7410 microprocessor, including the AltiVec™, 128-bit wide, vector processing unit, along with 2 MByte of backside L2-cache memory.
Both products are available in both Industrial (-40 to +110 degree Celsius) and Military (-55 to +125 degree Celsius) temperature range. Standard package is a 255-ball Ceramic Ball Grid Array (CBGA) that significantly reduces the motherboard design complexity and eliminates high-speed memory signal wiring.
These products are the first result of a fruitful agreement between Atmel Corporation and White Electronic Designs Corporation (Nasdaq: WEDC) that allows the two companies to cooperatively design, manufacture and market PowerPC-based Multi-Chip Modules to the Extended Reliability, Aerospace and Military markets.
About Atmel
Founded in 1984, Atmel Corporation is headquartered in San Jose, California with manufacturing facilities in North America and Europe. Atmel designs, manufactures and markets worldwide, advanced logic, mixed-signal, nonvolatile memory and RF semiconductors. Atmel is also a leading provider of system-level integration semiconductor solutions using CMOS, BiCMOS, SiGe, and high-voltage BCDMOS process technologies.
© Atmel Corporation 2003. All rights reserved. Atmel, the Atmel logo and combinations thereof are registered trademarks, and others contained herein are trademarks, of Atmel Corporation. AltiVec is a trademark of Motorola,inc. Other terms and product names in this document may be the trademarks of others.
Information
For further information on Atmel's Hi-Rel MPU, go to http://www.atmel.com/atmel/acrobat/doc2164.pdf
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Andes Announces New RISC-V Processors: Superscalar 45-Series with Multi-core Support and 27-Series with Level-2 Cache Controller
- Synopsys Accelerates Chip Innovation with Production-Ready Multi-Die Reference Flow for Intel Foundry
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- SH7 will mix cores and add third cache
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack