Asiczen Releases its SMBus Verification IP
November 14, 2016 -- Asiczen Technologies announces the release of its UVM based SMBUS verification IP. azSMB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their System Management Bus (SMB) interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple two-wire bus for the purpose of lightweight communication.
Most commonly it is found in computer motherboards for communication with the power source for ON/OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard.
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Asiczen Releases its APB Verification IP
- Asiczen Releases its CAN Verification IP
- Imperas releases new RISC-V verification product that changes the fabric of processor DV
- FortifyIQ Sets the Stage at the Design Automation Conference for Revolutionizing Chip Design with Pre-silicon Security Verification
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs