Asiczen Releases its SMBus Verification IP
November 14, 2016 -- Asiczen Technologies announces the release of its UVM based SMBUS verification IP. azSMB is a UVM based verification component (UVC) that can be used by IP and SOC makers to test their System Management Bus (SMB) interface design effectively and quickly.
This easy-to-use UVC can be easily integrated to any UVM based environment and can be used to generate a variety of scenario without much effort. The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple two-wire bus for the purpose of lightweight communication.
Most commonly it is found in computer motherboards for communication with the power source for ON/OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard.
Related Semiconductor IP
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
Related News
- Asiczen Releases its APB Verification IP
- Asiczen Releases its CAN Verification IP
- Axiomise Unveils Intelligent Debug Solution for Formal Verification of RISC-V Cores
- Industry's First use of TLM for the At-Speed Verification of a PCIe-Based Avionics Design Requiring DO-254 Compliance
Latest News
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program
- Cadence Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs