ARM tips 64-bit 'big-little' processors, partners
Peter Clarke, EETimes
10/30/2012 4:53 PM EDT
Simon Segars, ARM's executive vice president and general manager of the processor and physical IP divisions, provided the details during a keynote talk at the ARM TechCon conference and exhibition here.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- TSMC and ARM set new benchmarks for performance and power efficiency with first announced FinFET silicon with 64-bit ARM big.LITTLE technology
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Codeplay Software partners with Andes Technology to achieve Software First SoC Design for AI-based applications using RISC-V Vector Processors
- Andes Technology Partners with WITTENSTEIN high integrity systems (WHIS) to Build Safety-Critical Solutions with RISC-V Processors
Latest News
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- Quintauris and Elektrobit Partner to Enable Reliable RISC-V Solutions for Automotive
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems