ARM's low end undercut by Andes core
Rick Merritt, EETimes
4/17/2013 12:01 PM EDT
SAN JOSE, Calif. – Andes Technology takes microcontrollers to a new low with the launch of a soft core that can deliver up to 108 Dhrystone MIPS/milliwatt and fit into 0.04 mm2 in a 90-nm process. The Hummingbird N7 core uses about 30 percent less power at the same performance of an ARM Cortex M0.
Two customers have already licensed the N7 for use in Bluetooth and touchscreen controllers. Separately, Andes (Hsinchu, Taiwan) is also shipping its high-end N13 cores, geared for dataplane networking systems running Linux.
The low-end N7 delivers 1.19 to 1.45 DMIPS/MHz using a mix of 16- and 32-bit instructions. It has a two-stage pipeline, can be implemented in 12,000 to 30,000 gates and employs a prefetch buffer that acts as a small instruction cache.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Sonix Introduces a New series of Extremely Low Power Consumption and High Performance 32 bit MCU powered by ARM Cortex M0 processor
- Atmel Ships New ARM Cortex M0+ Processor-based MCUs in Volume
- Atmel Expands Line of New Innovative Ultra-Low-Power ARM Cortex M0+ MCUs with Segment LCD Controller
- Third day for Arm vs Qualcomm trial
Latest News
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium