First 28nm ARM Cortex-A9 Processor Optimization Pack now Available for GLOBALFOUNDRIES 28nm-SLP HKMG Process
New ARM physical IP delivers optimized performance and energy-efficiency for 28nm applications, such as mobile
CAMBRIDGE, United Kingdom, Feb 23, 2012 -- ARM today announced the availability of the ARM(R) Cortex(TM)-A9 MPCore(TM) Processor Optimization Pack (POP) for GLOBALFOUNDRIES' 28nm-SLP High-K Metal Gate process technology. Optimized for mobile, networking and enterprise applications, the energy-efficient ARM POP 28nm-SLP for Cortex-A9 processors delivers a performance range from 1GHz to 1.6GHz for worst case conditions, with up to 2GHz in typical conditions. This provides a wide range of flexibility for System-on-Chip (SoC) designers to optimize performance and energy-efficiency using the ARM Artisan(R) Physical IP Platform and Cortex-A9 POP.
"As consumer demand for high-performance, energy-efficient mobile devices increases, GLOBALFOUNDRIES and ARM are lowering the risk for customers by delivering optimized Cortex-A9 cores on a proven 28nm SoC process," said Kevin Meyer, vice president of design enablement strategy and alliances, GLOBALFOUNDRIES. "This latest ARM physical IP solution for our 28nm-SLP process delivers industry-leading performance and energy-efficiency, while also decreasing time to market for customers' latest mobile products."
GLOBALFOUNDRIES' 28nm Super Low-Power (SLP) platform is designed for power-sensitive mobile and consumer applications, and is based on the company's production-proven 32/28nm HKMG technology. ARM already supports the GLOBALFOUNDRIES 28nm-SLP process with a comprehensive Artisan Physical IP Platform. This includes process tuned 9 track and 12 track multi-Vt standard cell libraries, power management kits, ECO kits, ARM Artisan high-density and high-performance optimized memory compilers, as well GPIO through the ARM DesignStart(TM) online IP access portal.
"Smartphones are increasingly becoming the devices that consumers rely on for a wide range of applications. To deliver the user experience that they would expect, OEMs and their semiconductor suppliers must deliver on the promise of high-performance and energy-efficiency," commented John Heinlein, vice president of marketing, physical IP division, ARM. "Single and dual-core Cortex-A9 processor-based mobile devices are already widely available and delivering on this demand. The new 28nm POP provides an easy next step to maintain a competitive edge."
ARM POPs include three critical elements necessary to achieve an optimized ARM core implementation. First, it contains Artisan Physical IP logic libraries and memory instances that are specifically tuned for a given ARM core and process technology. This Physical IP is developed through a tightly coupled collaboration with ARM Processor Division engineers in an iterative process to identify the optimal results. Second, it includes a comprehensive benchmarking report to document the exact conditions and results ARM achieved for the core implementation. Finally, it includes a POP Implementation Guide that details the methodology used to achieve the result, to enable the end customer to achieve the same implementation quickly and at low risk.
For more information on ARM Artisan Physical IP Solutions go to: http://www.arm.com/products/physical-ip/index.php
About ARM
ARM designs the technology that is at the heart of advanced digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. ARM's comprehensive product offering includes 32-bit RISC microprocessors, graphics processors, video engines, enabling software, cell libraries, embedded memories, high-speed connectivity products, peripherals and development tools. Combined with comprehensive design services, training, support and maintenance, and the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Synopsys Enters Definitive Agreement with GlobalFoundries For Sale of Processor IP Solutions Business
- GlobalFoundries to Acquire Synopsys’ Processor IP Solutions Business, Expanding Capabilities to Accelerate Physical AI Applications
- ARM Unveils Cortex-A9 Processors For Scalable Performance and Low-Power Designs
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs