Arasan Chip Systems to exhibit in the MIPI Alliance Zone at 2010 Mobile World Congress
Visit Arasan in Hall 2, Stand 2H41 at the 2010 Mobile World Congress
San Jose, California – February 9, 2010 –Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total IP Solutions, announced that it is showcasing its comprehensive MIPI IP portfolio in the MIPI® Alliance Zone at the 2010 Mobile World Congress being held between February 15-18 in Barcelona, Spain.
As a long standing Contributor member in the MIPI® Alliance, Arasan has the most comprehensive portfolio of MIPI IP available in the market today. Its portfolio includes UniProSM, CSI, DSI, HSI, SLIMbus® and DigRFSM interface IP. Extending its leadership in MIPI controllers, Arasan has also developed the D-PHY IP – available on multiple process nodes.
MIPI interfaces are optimized for the physically constrained mobile and hand-held device form-factor by being low power and low pin count interfaces. Yet these interfaces can scale to meet the most demanding inter-chip media transfers. With increasing time-tomarket and cost pressures, mobile platform designers are relying on MIPI interfaces to build a standardized interconnect-based system platform. Chip designers for mobile platforms in turn, demand that their IP provider supply all of the components needed to successfully integrate MIPI.
“Our early involvement with the MIPI® Alliance and leading adopters of MIPI gives us an un-paralleled depth of expertise and IP quality edge which enables customers to succeed with their design,” said Ram Gopalan, Senior Director of Marketing at Arasan. “Customers rely on our Interactive Technology Consulting services to guide their early SoC architectural exploration culminating in the successful integration of the MIPI interface.”
As the MIPI Alliance continues to expand the scope of its interfaces, Arasan is committed to enabling this ecosystem by being the first to market with IP cores compliant with new interface standards.
Arasan provides all of the supporting collateral enabling the rapid integration of MIPI interfaces into chipsets and application processors. This Total IP Solution for MIPI IP consists of RTL IP, PHY IP, verification IP, software stacks, Hardware Platforms for development and validation – all backed by our World-class customer support.
About Arasan
Arasan Chip Systems based in San Jose, CA, USA, is a world-leading supplier of SoC Intellectual Property Solutions with a successful 15 year track record. Arasan delivers technology-leading IP focused on Bus Interfaces such as MIPI, SDIO, USB, PCIe, Ethernet, and Flash Storage Solutions of NAND, eMMC, SD, CF+, UFS and more, to the global electronics market. Arasan’s Total Solution Approach starts with Technology Consulting using our Domain Expertise and includes all the building blocks required for technology adoption- RTL IP cores, Analog Mixed Signal IP Cores, Verification IP, Portable Software Drivers / Stacks, Protocol Test & Analyzers, HDK’s, and associated design services. Arasan Total IP Solution enables the rapid adoption of emerging technologies reducing our customer’s time to market while minimizing risk and ensuring compliance to respective standards.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Arasan Announces the Availability of MIPI D-PHY IP for TSMC 22nm Process Technology
- Arasan Announces MIPI I3C IP Cores compliant to the MIPI I3C Specifications v1.1
- Arasan Announces the Immediate Availability of its 2nd Generation MIPI D-PHY v1.1 IP for TSMC 22nm Process Technology
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack