Arasan Announces Its participatioin the Annual IP & ESC Conference in Grenoble, France
San Jose, California - October 22, 2009 - Arasan Chip Systems, Inc. ("Arasan"), a leading provider of Intellectual Property (IP) Cores, announced today its participation in the IP - ESC 2009 (IP-Embedded Systems Conference) in Grenoble France, the Silicon Valley of the French Alps. On behalf of Arasan, Ram Gopalan is producing the panel "Total IP Solutions for Enabling Technology Adoption," on Tuesday, December 1st, from 1530 to 1700. The panel will examine all components required to build an SoC: synthesizable RTL IP, verification IPs, software drivers and stacks, hardware development and validation kits and design services for customization. Arasan and Cadence will provide the vendor perspective and representatives from ST Ericsson, among others, will provide the designer's perspective of the elements in the total solution.
In addition, also on Tuesday December 1, 2009 from 1330 to 1500 in the session IP Business Model & Standardization, Somnath Viswanath from Arasan Chip Systems Inc. will present "MIPI Alliance - Fostering Innovation with Standardized Interconnect." Involved from the early days of MIPI's standardization effort, Arasan is a leading provider of all MIPI IP with a portfolio encompassing controllers, PHYs, software stacks and analyzers. On Thursday December 3, 2009 during the Forum on Design session from 1430 to 1600, Somnath will also present "Evolving to a Total IP Solution to Accelerate SoC Design." If you're attending the conference, please plan to join Arasan's three presentations.
Increasing Acceptance of Standards-Based Peripheral IPs
Today's complex silicon-on-chip (SoC) designs contain multiple instances of silicon intellectual property. A large number of these SoCs contain many peripheral interface IP blocks and are destined for consumer electronics, hand held mobile multimedia devices as well as audio video equipment in the home. On some large SoCs, as much as 85 percent of silicon real estate is made up of third party IP and a large percentage of this is peripheral interface IP-SD, SDIO, USB, and MIPI-needed to store and route video, audio, and data within these designs. The time-to-market constraints on chips destined for consumer electronic devices and the standardization of individual interface IP blocks has made it compelling to buy rather than build these blocks. This has created a large and steady demand for interface IP from third party suppliers and Arasan is an acknowledged leader in the market, especially with their one stop shop approach.
About Arasan Chip Systems
Enabling Technology Adoption through Total IP Solutions - The Bus Stops Here!
Arasan Chip Systems Inc. (www.arasan.com), headquartered in San Jose, CA, USA, is a world leading supplier of SoC Intellectual Property solutions. Arasan delivers technology-leading Bus IP solutions like MIPI, SD / SDIO, USB, PCI, Ethernet, MMC, CE-ATA, CF+, NAND and more, to the global electronics market. Arasan's Total IP Solution Approach includes RTL IP cores, Verification IP (VIP), Portable Software Drivers / Stacks, Hardware Development Kits, Validation Platforms and Design Services. Arasan's IP Solutions portfolio enables designers to accelerate their development and minimize the risks associated with production of complex system-on-chips (SoCs). Arasan provides a competitive advantage through a combination of domain expertise, silicon proven IP, hardware / software tools, and customization services.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Broad Range of Chips&Media-powered Solutions Displayed at 2010 Embedded Systems Conference (ESC) in Silicon Valley
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- CAST Expands Functional Safety Line with Additional Certified IP Cores
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack