AndeSentry™ Collaborative Framework Enables Comprehensive RISC-V Security Solutions
Hsinchu, Taiwan — May 30, 2023 — Andes Technology Corporation (TWSE: 6533), a Founding and Premier member of RISC-V International and a leading provider of high-performance, low-power 32/64-bit RISC-V processors, has established AndeSentry™ as a collaborative framework through which companies within the RISC-V ecosystem can work together to enhance RISC-V solutions security against a wide range of threats, including both cyber and physical attacks.
As embedded, automotive, and IoT markets continue to expand, device and data security have become critical priorities for both consumers and governments. Increasingly attackers will try to hack the systems with various kinds of methods like side-channel attacks, fault injection attacks, physical attacks, etc. To prevent information leakage and system misuse due to attacks, all embedded systems and IoT devices must address security aspects in their designs. AndeSentry™ offers a comprehensive portfolio of solutions to help companies developing RISC-V based solutions achieve their security and business goals.
Addressing security concerns with a single solution can be challenging. To overcome the issue, the AndeSentry™ Collaborative Framework integrates Andes’ and its partners' security solutions within the RISC-V ecosystem to provide a range of security solutions that cover every aspect of security requirements. These solutions include isolated execution, application integrity, RoT, cryptography IPs, secure elements, secure boot, secure debug, secure monitors for TEE, and continue to expand. They are suitable for commercial use and can enable users to meet the requirements to comply with international security standards or to pass security certifications for different applications like IoT, consumer, and automotive. Moreover, some of the solutions have pre-integrated demos and are ready for evaluation to shorten the development cycle.
"We are excited to announce that AndeSentry™ is providing a collaborative framework enabling different companies within the RISC-V ecosystem to work together to provide comprehensive security solutions for RISC-V SoCs targeting embedded and IoT systems," said Charlie Su, President and CTO of Andes Technology. “Hex-Five, PUFsecurity, Rambus, Secure-IC, TrustKernel, Zaya, and others have joined the AndeSentry™ program. We welcome other security solution providers to join us in helping chipmakers secure their IoT SoCs."
About Andes Technology
Eighteen years in business and a Founding Premier member of RISC-V International, Andes is a publicly-listed company (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), a leading supplier of high-performance/ low-power 32/64-bit embedded processor IP solutions, and the driving force in taking RISC-V mainstream. Andes’ fifth-generation AndeStar™ architecture adopted the RISC-V as the base. Its V5 RISC-V CPU families range from tiny 32-bit cores to advanced 64-bit Out-of-Order processors with DSP, FPU, Vector, Linux, superscalar, and/or multi/many-core capabilities. By the end of 2022, the cumulative volume of Andes-Embedded™ SoCs has surpassed 12 billion. For more information, please visit https://www.andestech.com.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- HighTec C/C++ Compiler Suite Supports Nuclei System Technology’s RISC-V IP for High Safety and Security Applications in Automotive
- ARM And Lynuxworks Collaborative To Offer Developers A Platform For Low-power, High-performance Embedded Linux Applications
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing