Analog Bits to Present Papers on Wafer-Scale Sensors and PCIe Clock Systems at TSMC 2020 Open Innovation Platform Ecosystem Forums
Santa Clara, CA -- August 24, 2020 – Analog Bits, a leading provider of low-power mixed-signal IP (Intellectual Property) solutions, will be presenting two ground-breaking papers at this year’s TSMC Online Open Innovation Platform® (OIP) Ecosystem forums on August 25th.
Paper One: Case Study of AI Wafer Scale SoC from Cerebras Systems using Analog Bits Power Integrity Sensors
- High-precision, high-sensitivity, small footprint sensors which can populate wafer scale SOC effectively and economically
- Programmable, multi-threshold, cascadable sensors used to monitor all wafer level power and operations
Paper Two: Design & Integration of Complete On-die Clock Subsystem for PCIe Gen 5
- On-die PCIe clock source for highprecision, low-jitter, and small footprint
- Expanding PCIe Gen5 clock subsystem into other clocking needs, such as Ethernet
WHEN: August 25th, 2020
WHERE: Both papers are available via TSMC Online Forums, under the HPC/3DIC track
REGISTER: https://tsmc-signup.pl-marketing.biz/attendees/2020symp/na/
About Analog Bits
Founded in 1995, Analog Bits, Inc., is the leading supplier of mixedsignal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized Sensors. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 7-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits' Sensors Help Achieve Ultra-low Power For ARM-based Servers
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload