Analog Bits Expands Engineering Presence by Opening a Design Center in Europe
Analog Bits opens State-of-the-Art design center to expand product line and capacity in Prague, Czech Republic
Sunnyvale, CA, February 21, 2024 - Analog Bits, the industry’s leading provider of low-power mixed-signal IP (Intellectual Property) solutions has expanded its engineering capacity by opening its Prague Design Center.
“Analog Bits has excelled in developing industry leading IP for our customers with best-in-class performance and power,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “To do this, we have always hired talented Engineers who want to impact the world. We are excited to expand our capabilities that have been built over the last three decades to the enthusiastic, intelligent and passionate team in Prague. This milestone of expansion is strategic for our future growth and commitments to our customers.”
About Analog Bits
Founded in 1995, Analog Bits, Inc. (www.analogbits.com) is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os. With billions of IP cores fabricated in customer silicon, from 0.35um to 2nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Silicon & Software Systems (S3) opens new System IC Design Center in Central Prague, Czech Republic
- Analog Bits to Demonstrate 5nm IP Silicon at TSMC 2021 Online Technology Symposium
- Analog Bits to Present Papers, Demo of N5 Working Silicon, and Roadmap on IPs for TSMC N4 and N3 Processes
- Analog Bits to Demonstrates Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations