AnaFocus Chooses Altera's Embedded Solutions for Single-Chip Vision System
San Jose, Calif., April 3, 2007—AnaFocus, a leading provider of high-performance vision systems on a chip, has chosen Altera Corporation’s (NASDAQ: ALTR) embedded solutions to develop Eye-RIS, a single-chip camera and image processor, the companies announced today. The 0.18-µm device meets the high-performance control and post-screening video requirements of Eye-RIS’s target applications by using Altera’s Nios® II embedded processor integrated with AnaFocus’s smart image sensor (SIS) technology.
By using an Altera® FPGA/discrete SIS chip-based development board, AnaFocus was able to quickly create and validate the system architecture for an application with front-end image-processing sensor elements similar to those found in the retina of the human eye.
“We chose Altera’s flexible Nios II embedded processor for image post-processing and overall system control of the Eye-RIS system because it enabled us to quickly prototype and validate our system,” said Dr. Angel Rodríguez-Vázquez, chief executive officer of AnaFocus. “Adding custom control interfaces and I/O ports to the processor using Altera’s SOPC Builder development tool allowed us to develop an optimized architecture for the Eye-RIS vision system while meeting our production schedule and cost targets.”
AnaFocus also enhanced Altera’s Eclipse-based Nios II Integrated Development Environment (IDE) by adding custom plug-ins and libraries to create a complete image-processing algorithm design and debug environment for developers of Eye-RIS-based vision systems. The end result is an integrated, user-friendly IDE that reduces development time for complex vision processing systems.
By combining SIS technology with the 32-bit embedded Nios II processor core, AnaFocus delivers a high-speed, low-power vision system. SISs differ from CMOS image sensors and CMOS cameras on-chip as image storage and processing circuitry is embedded at the pixel level, intermingled with the sensors where more efficient video processing is carried out.
AnaFocus has developed several generations of SIS architectures but this is the first time a SIS has been used to deliver a single-chip vision system. The high frame rates, low power consumption and reduced size of this system compared to traditional CCD/CMOS image sensor and digital signal processor solution allows video processing to be applied in many applications where previously the size, cost and power consumption were prohibitive. Intelligent automotive airbag deployment systems that adapt to the aspect and number of occupants, security surveillance systems with intelligent cameras that can automatically detect, report and track suspicious activity, and vision-based human-computer interfaces for consumer electronic equipment are some of the possible applications.
“Eye-RIS is an excellent example of how the design flexibility and performance of our embedded solutions are enabling new innovations in exciting applications such as vision and imaging,” said Chris Balough, director of Altera’s software and embedded marketing. “It is also evidence of the Nios II processor’s ability to easily integrate with other technologies and be efficiently ported to an ASIC implementation.”
About AnaFocus
AnaFocus, a spin-off of the Institute of Microelectronics of Seville (Spain) and the University of Seville, is developing a family of innovative and high-performance on-chip CMOS vision systems. These bio-inspired systems use proprietary hardware/software architectures to achieve compact implementations with very high speed operation and very low power consumption. AnaFocus also offers specialist design services for single-chip solutions embedding advanced optical CMOS sensors, high-performance read-out channel with embedded A/D conversion and complex image processing circuitry. For more information, visit www.anafocus.com.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Ambarella introduces CV5 high performance AI vision processor for single 8K and multi-imager AI cameras
- oneNav Announces pureL5 GNSS Digital IP Core and Customer Evaluation System - World's First Single Frequency L5 GNSS Receiver
- Pleora Scores a 10 with New High-Performance GigE Vision Embedded Interface
- intoPIX showcases its innovative image processing and compression solutions for human & machine vision at Embedded World 2023
Latest News
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI