oneNav Announces pureL5 GNSS Digital IP Core and Customer Evaluation System - World's First Single Frequency L5 GNSS Receiver
oneNav delivers pureL5 RTL to first SOC licensee for tape out; pureL5 Customer Evaluation System is currently being tested by California and Chinese companies
Palo Alto, California, March 3, 2022 — oneNav is pleased to announce the commercial availability of its pureL5 GNSS digital IP core. The pureL5 digital IP core’s breakthrough architecture enables it to directly acquire and track L5 signals from GPS, Galileo, BeiDou, QZSS and GLONASS without any L1 aiding. This eliminates the entire L1 RF chain, saves PCB area and simplifies the RF front end and antenna subsystem in smartphones, wearables and trackers. The pureL5 digital IP core’s massively parallel array processor searches the entire 1 millisecond L5 code space in parallel, delivering 1 second TTFFs. The pureL5 digital IP core is only 0.28mm2 in the 3nm semiconductor process, and consumes only 4.7mW of power in 1Hz tracking mode.
oneNav has delivered the pureL5 digital IP core RTL to its first SOC customer. IP core RTL verification and physical implementation are complete, and oneNav’s SOC licensee will tape out in Q1, 2022. The pureL5 digital IP core RTL is available for customer licensing and shipment now.
oneNav’s pureL5 Customer Evaluation System (CES) is currently being tested by companies in California and China. The CES is available for smartphone and wearables OEMs and SOC providers who want to evaluate oneNav’s pureL5 in the field and the lab. Please contact oneNav to learn more about the CES Program.
Single frequency L5 GNSS with competitive TTFF, power and size has never been achieved before now. oneNav has broken this barrier.
pureL5 GNSS — all the benefits of high performance, next generation L5 in a single frequency L5 receiver
- Smaller footprint than L1+L5 hybrids, simplifying implementation in highly spaceconstrained devices like 5G smartphones and wearables
- Lowers BOM cost and simplifies the RF front end and antenna subsystem by eliminating the entire L1 RF chain
- No L1 aiding required—directly acquires L5/E5/B2 with 1 second TTFF
- Less software complexity, simplifies RF coexistence engineering
- Better interference resiliency
- Scalable IP signal processing core is semiconductor process node independent
- Multi-constellation L5—Beidou, Galileo, GPS, QZSS, GLONASS
About oneNav
oneNav is powering high performance positioning for location dependent mobile services. Based in Silicon Valley, California, oneNav is developing the next generation pureL5 GNSS receiver for smartphones, wearables and tracking devices. oneNav’s team comprises top GNSS experts from Qualcomm, Apple, Intel, SnapTrack, SiRF, Trimble and eRide, with decades of GNSS and mobile industry experience. oneNav’s team of 45 people has extensive experience in GNSS system architecture, multipath mitigation, signal processing, ASIC design and AI/machine learning, and has collectively filed over 300 career GNSS patents. Investors include Google Ventures, Norwest Venture Partners and GSR Ventures. To learn more, please visit www.onenav.ai.
Related Semiconductor IP
- Multi-constellation and Multi-frequency Correlators Soft GNSS IP for high sensitivity and high accuracy GNSS receivers
- L5-direct GNSS receiver IP Core
- NB-IoT Based Cellular IoT Platform with GNSS support
- Low noise amplifier for GNSS - GlobalFoundries 130nm RFSOI
- GNSS RF IP - GLOBALFOUNDRIES 22nm FDX
Related News
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- CryptOne IP Core is ready for post-quantum reality
- DFSPI IP Core from DCD supports all serial memories available on the market.
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack